### CMPE 260 Laboratory Exercise 1

### Implementation Techniques

Benjamin Maitland

**Performed:** February 1st, 2018 **Submitted:** February 1st, 2018

Lab Section: 4

Instructor: Sayed Ashraf Mamun

TA: Piers Kwan

Lecture Section: 01 Professor: Richard Cliver

By submitting this report, you attest that you neither have given nor have received any assistance (including writing, collecting data, plotting figures, tables or graphs, or using previous student reports as a reference), and you further acknowledge that giving or receiving such assistance will result in a failing grade for this course.

Your Signature:	

Laboratoy Exercise 1 Benjamin Maitland

# Table of Contents 1 Abstract 2 Design Methodology 1

# 4 Conclusion 3

### 1 Abstract

3 Results

In this lab, we are introduced to using VHDL code to program a Xilinx FPGA with Xilinx's ISE tool. This is done by having us design an Arithmetic Logic Unit (ALU) circuit in VHDL, simulate it, and then test it on the physical hardware.

## 2 Design Methodology

For this exercise, the goal is to implement an ALU with the operations shown in Table 1.

Table 1: This is a Table title. Also do not need to number this.

Operation	ISO ALPHA 2
	Code
Bit-wise or	OR
Bit-wise not	NOT
Bit-wise and	AND
Bit-wise xor	XOR
Shift Left Logical	SLL
Shift Right Logical	SRL

The first step was to visualize the shift register. A block diagram was designed in Logisim. When i = 4 and N = 8, the shift register is as shown in Figure 1.

 $\mathbf{2}$ 

Laboratoy Exercise 1 Benjamin Maitland




Figure 1: Left Shift with i = 4 and N = 8

After the shift register was designed, it and the rest of the operations needed to be implemented in VHDL. These were written with the text editor Vim. After the individual operations were implemented, the final ALU was implemented, and a VHDL testbench was made to test it. This testbench was not autogenerated and just gave the ALU a series of inputs. This testbench was used to simulate the ALU in GHDL, a free and open source VHDL simulator.

After the code was successfully simulated, the code was synthesized in Xilinx ISE Project Navigator 14.7. A Post-Route simulation was attempted, but even with help from TAs and instructors, the simulation was unable to run.

After synthesis, inputs and outputs were mapped to the switches on the Nexys 3 FPGA Development Board for manual testing. This was done using Plan Ahead. The first 4 switches were mapped to A, the last 4 mapped to B, and the LEDs were mapped to XOR and Logical Shift Left.

When I/O was done being mapped, ISE was used to generate a programming file. The board was then programmed using the Digilent Adept command line tools for Linux, using the .bit file generated by ISE.

### 3 Results

The results of the initial simulation are shown in Figure 2.

Signals	Waves																											
Time	P	1	us		-			_	2	us		_	, ,			,	3	15			-	-				-	4 15	
a[7:0]	08 09				)0A						B					ΘC							)D					
b[7:0]	01 )02 )03 )04 )05 )06 )07 )01	02 (03	04 (05	06 07	01	(02	3 (04	05	06	97 J	1 02	(θ3	(04	05 )06	107	01	θ2	03	04	05	86 J	<del>0</del> 7	)1 )	02	(03	04 10	5 06	6 (07
and_output[7:0]	00 )01	00 (01	00 (01	(00 )(01	)00	(02	(00		02		1 (02	(03	(00	01 )02	(03	(00			04			(	91 )	ΘΘ )	(01)	04 (8	5 04	4 (05
not_output[7:0]	F7 )F6				)F5						4					(F3							2					
not_output[7:0] or_output[7:0]	F7 )F6  09 )0A )0B (0C )0D )0E )0F )09	)@B	0D	)(0F	)F5 )0B	(0A )(0	B (0E	)(0F	(0E	(0F )	4 B		)(0F			(F3 (0D	(0E	0F	)@C	( DB)	0E )	0F (	F2 9D )	0F		(OD	O F	F
	F6	)(0B )(0B )(0A	eD (ec	)(0F )(0F )(0E	)F5 )0B )0B	(0A )(0)	B (0E	)(0F )(0F	)(0E )(0C	) 0F ) 0D )	4 B A (09	(08	)(0F )(0F )	(0E )(0D	)(ec	(F3 (0D (0D	(0E	0F 0F	)(0C )(08	)0D ) )09 )	0E )	0F ( 0B (	F2 DD )(	0F 0F )	)( (0E )(	0D 09 )(0	0 F 8 0 E	F (0A
or_output[7:0]	F7	)0B )0B (0A )24 (48	0D (0C 90 (20	X0F X0F X0E X40 X80	)F5 )0B )0B )14	(0A )(01 )(08 )(0 )(28 )(5	B (0E 9 (0E 0 (A0	)(9F )(9F )(40	)@E )@C )80	0F ( 0D ( 00 (	B (09 6 (20	(08	)(0F )(0F )(B0	(9E )(9D (60 )(C0	)(ec	(F3 (OD (OD (18	(0E (0E (30	0F 0F 60	)(9C )(98 )(C0	)0D ) )09 ) )80 )	0E )( 0A )	0F ( 0B (	F2 DD ) DC ) LA )	0F 0F )	(0E )(	0D 09 )(0	8 0E	,
or_output[7:0] xor_output[7:0]		)(9B )(9A )(24 )(48 )(92 )(91	9D (9C 90 (20	)(0F )(0F )(0E )(40 )(80	)(F5 )(0B )(0B )(14 )(05	(0A )(01 )(08 )(0 )(28 )(5 )(02 )(0	B (0E 9 (0E 0 (A0	)(0F )(0F )(40	/0E /0С /80	0F (1 0D (1 00 (1	A (09 6 (2C	)(08 )(58 )(01	X0F X0F X80 X80	(9E )(9D (60 )(C0	)(80	(F3 (0D (0D (18 (06	(0E )(0E )(30 )(03	0F 0F 60	)(9C )(98 )(C0 )(90	)0D ) )09 ) )80 )	0E ) 0A )	0F (0B (0C)	F2 DD )( DC )( IA )(	0F 0F ) 34 )	(0E ) (68 ) (01 )	9D 99 )(9 D0 )(A	0 6 0 46	,

Figure 2: Testbench simulation

After synthesis, the total number of slices used was 7, with 11 LUTs used.

Laboratoy Exercise 1 Benjamin Maitland

# 4 Conclusion

In this laboratory exercise, we learned how to write VHDL code that runs on FPGAs. This is the most likely use of VHDL in the wild, so it is important to learn it now.