

mini-Mips Optimization Report

The importance of processor optimisation

Made by : Martyn van Dijke

 $March\ 21,\ 2016$

${\bf Contents}$

1	Introduction	2
	1.1 Pre-Final Task	2
	1.2 Hardware clipping	2
	1.3 Decreasing the critical path	3
2	Possible performance optimisations	3
	2.1 Measuring speed-up	4
	2.2 Description of the improvements	4
3	Testing	7
	3.1 Forwarding	7
	3.2 Division	7
	3.3 LCC	8
4	Results	8
5	Conclusion	g
6	References	ç

1 Introduction

Ever since the microcomputer revolution in the 70's and early 80's from last century, the massive development for faster and better processor was initiated. This search is still going on today in order to keep up with Moore's law, which states that roughly every 18 months the performance of an chips increases.

One such development from the 1980's is the MIPS processor architecture, where the design strategy is to keep everything simple in order to gain performance boost. A MIPS processor is therefore based on the RISC (Reduced Instruction Set Computer) architecture principle, which has the same "simple" principles.

A MIPS processor which had the originally acronym for (Microprocessor without Interlocked Pipeline Stages), is a processor such as the acronym does mention with an instruction set architecture (ISA) that utilises a pipeline principle.

In order to successfully optimise the pipeline stages of the MIPS an in-depth look into the MIPS must be made. With the knowledge of computer bottlenecks, pipeline bottlenecks and computer architecture bottlenecks. In order to fully optimise the MIPS, these bottlenecks should be dealt with or at least should the influences of the bottlenecks be minimised.

This is the subject where the focus of this paper will be, to minimise the bottlenecks in the MIPS trough pipeline changes and computer architecture changes in order to achieve a lower application execution time.

1.1 Pre-Final Task

Although a MIPS processor is relatively simple in its processor design, it is still capable of delivering high performance task .

Since the MIPS ISA has a simpler design as compared to the Intel ISA or AMD ISA, optimisations to the mini-MIPS architecture are far easier to implement.

Although a MIPS processor is already relatively fast in its bare components, it can still be further improved with optimisations in order to decrease the total execution time of an application.

This can be done in a variety of ways, most of these optimisation ways will be explained in this paper unfortunately due to time constrains not every optimisation can be implemented.

1.2 Hardware clipping

One such optimisation is adding a custom hardware instruction to the mini-MIPS processor that handles a clipping operation in hardware instead of the C clipping code that can be seen in listings 1.

Listing 1: C code for clipping

Since software operations are extremely slow as compared to hardware instructions a performance increase should be noticeable.

The hardware implementation of the clipping function in Verilog can bee seen in listings 2.

```
if (s < 0)
  result = 0;
if(s > 255)
  result = 255;
else
  result = s;
```

Listing 2: Verilog implementation of clipping function

By moving the clipping function from software to hardware the performance of the mini-MIPS processor is increased at minimal cost as respect to additional hardware, while providing a lower execution time. While the performance gain is only relatively small with $\approx 1.45\%$ it is a first step to improve the MIPS processor.

1.3 Decreasing the critical path

A other improvement that can be made to the mini-MIPS processor is decreasing the length of the critical path, this improves the frequency of the processor and thus eventually decreases the execution time needed in order to run a program.

The longest path that can be improved is the path to the *branch_ctrl* module, this is because the *branch_ctrl* module is normally placed in the memory stage.

Since the decision to continue with the current instruction address or load a new instruction address (e.g. branch taken or not) is taken in the memory stage a branch hazard occurs, resulting in two NOP instructions in order to wait for the result in from the *branch_ctrl* module.

By placing the *branch_ctrl* module in the execution stage rather then the memory stage, the number of instruction cycles can drastically decrease since the mini-MIPS processor does not have to stall for two cycles when a branch occurs in the instruction set.

This replacing of the *branch_ctrl* module will result in a gain of $\approx 10.2\%$ as compared to the standard MIPS processor.

Since the *branch_ctrl* module does not depend on any information from the execution stage, the performance boost may be seen as "free" in terms of cost since no new hardware needs to be added to the mini-MIPS processor.

2 Possible performance optimisations

As above sections indicate there are serious performance increases possible in the MIPS processor, yet these two optimisations are relatively little improvements as compared to the improvements that are possible to the mini-MIPS architecture.

Next to architecture improvements, improvements in the compiler itself and therefore the complication of the C code can also be made.

In order to list all the major improvements that can be made to the processor and surrounding control mechanisms a "priority list" is made that priorities the optimisations based on a estimate of the performance gain, the optimisations are listed in list 1:

- 1. Implementing forwarding
- 2. Optimising the division
- 3. Adding branch prediction
- 4. Optimising ALU result calculation
- 5. LCC compiler optimisations
- 6. Adding L2 cache
- 7. Implementing a multi issue processor
- 8. Implementing a multi core processor
- 9. Implementing scalar & SIMD processing

List 1: Possible optimisations

2.1 Measuring speed-up

In order to measure the speed of the processor, an equation is needed that relates the number of cycles C to the execution time T for a given processor frequency f. This is done in (1) where T is the execution time, C is the number of instruction cycles that are needed in order to execute the program and f is the processor frequency.

$$T = \frac{C}{f} \tag{1}$$

In order measure, the performance gain of each optimisation against the original execution time an equation is needed that relates the gain G of the optimisation to the new optimised execution time T and the original execution time $T_{original}$ this is given by

$$G = \frac{T_{original} - T}{T_{original}} \cdot 100\% \tag{2}$$

2.2 Description of the improvements

As list 1 indicates there are a lot of possible optimisations that can do to the mini-MIPS processor in this section an estimate will be given of the performance gain, that can be achieved when implementing the possible individual optimisations.

1. By implementing memory forwarding a significant performance in sequential calculations can be made since the processor does not have to stall for multiple cycles in order to fetch the result form a previous instruction.

Since the code in image.c uses a lot of ALU operations in sequence, the possible performance gain that can be achieved is of great proportion.

The maximum performance gain G_{max} that can be achieved can be calculated in the following manner:

$$G_{max} \approx \frac{Sequential\ ALU\ operations}{ALU\ operations_{total}} = \frac{12}{18} \cdot 100\% \approx 66.7\%$$
 (3)

Where G_{max} is the maximum performance gain, $Sequential\ ALU\ operations$ are the number of sequential ALU operations and $ALU\ operations_{total}$ are the total number of ALU operations preformed in each cycle. The maximum performance gain that can be achieved by implementing forwarding is $G_{max} \approx 66.7\%$ this will likely not be the real life performance gain since the LCC compiler is able to compile certain instruction in a out of order structure so that other instructions can already start and do not have to wait for the result of the previous instruction, next to this G_{max} is calculated with the believe that the processor has only 1 register for storing the calculation, in practise this is not true since the MIPS processor has registers \$t0 till \$t7 for storing temporary values.

So therefore, a more realistic estimate of the performance would be the following:

$$G \approx \frac{Sequential\ ALU\ operations}{Number\ of\ accessible\ registers} = \left(\frac{12}{8} - 1\right) \cdot 100\% \approx 50\%$$
 (4)

Where Number of accessible registers is the number of accessible registers of the mini-MIPS processor.

- 2. Since the mini-MIPS processor is a simplified MIPS processor, it does not have all the hardware instruction operations as compared to a "normal" MIPS processors some operations are simply not implemented in Verilog. The operations that are not implemented in the MIPS processor are listed below.
 - All floating points operations
 - Divide and modulo
 - Variable distance shifts
 - Partial-word operations

All the operations above are done in software and not in hardware, these operations are called soft operations.

Doing these soft operations in software and not in hardware increase the number of cycles drastically.

The most notably soft operation is the divide operation, since the C code in image.c has a lot of divisions there is a lot of performance gains possible in the mini-MIPS processor by adding a clever hardware operation that can divide in an efficient way.

Combined with the fact that dividing in computer hardware generally takes a lot of cycles the performance increase should be very noticeable, this especially true when a large binary number is divided by a small binary number (what is done in the image.c code).

Therefore, a lot of performance gain can be achieved by optimising and implementing the divide operation in hardware.

Although dividing in hardware is very complex operation and takes many cycles a "trick" can be achieved to speed up the dividing process, the "trick" lies in the fact that if a large number n is divided by a small number k still the entire bit division has to be done and the ALU has to loop trough all of the bits of the large number n.

$$\left(\frac{<<}{>}\right) \qquad \frac{n}{k} = \frac{1}{k} \cdot n = \frac{n}{k} \tag{5}$$

If however a custom instruction is implemented inside the mini MIPS processor that multiples the inverse of the small number k with a large number n bit division may become far faster in hardware, which will result in a huge performance increase.

The following equation will give an estimate in the performance gain that can be achieved with a hardware division:

$$G \approx \frac{\frac{Average \, number \, calculated}{Number \, to \, divide} \cdot Stall \, cycles \cdot Number \, of \, divisions}{C_{total}} = \frac{10 \cdot 4 \cdot 25 \cdot 32^2}{2350122} \cdot 100\% \approx 43.57\% \quad (6)$$

Where Average number calculated is the average number that needs to be calculated, Number to divide is the divisor of the instruction, Number of divisions is number of times a division is called inside the program.

Although it can be seen that gain can be tremendously it should be noted that round off errors can become a problem with this type of hardware division.

3. By adding a branch prediction module to the MIPS processor the number of stall cycles if a branch occurs would be minimised and thus increasing the overall performance gain for the processor. The performance gain G that can be achieved with this branch prediction can be determined in the following manner:

$$G \approx \frac{Number\ of\ branches \cdot Stall\ cycles}{C_{total}} = \frac{32^2 \cdot 3}{2350122} = \frac{3072}{2350122} \cdot 100\% \approx 0.13\% \tag{7}$$

Where G is the performance gain, and C_{total} is the total number of cycles needed in order to complete the instruction set.

4. Since not all stages are yet optimised in the pipelining process some performance gains can be achieved, by better optimising the calculation method for calculating the ALU result.

Since the *ex alu zero* module for determining the zero output of branches (e.g. to branch or not) is originally placed after the ALU calculation stage, and thus wait cycles are needed in order to calculate if the processor should fetch a new instruction address or not.

By comparing the data inside *id data reg1* and *id data reg2* the outcome of *ex alu zero* can already be predicted before the ALU stage thus decreasing the number of cycles needed.

The performance gain of this implementation would be :

$$G \approx \frac{Number\ of\ branches \cdot Stall\ cycle}{C_{total}} = \frac{32^2 \cdot 1}{2350122} = \frac{2014}{2350122} \cdot 100\% \approx 0.086\% \tag{8}$$

5. By improving upon the LCC compiler in such a way that variables that are not defined in the code but are yet repeated calculated throughout the code, large performance gains and compiler scheduling improvements can be made to the processor.

As the C code in image.c also repeatably calculates the arguments (a-1), (a+1), (WIDTH +b-1) and (WIDTH +b+1) without defining these arguments as a variable, large compiler scheduling improvements and overall compiler optimisation can be made.

If these optimisations are made to the instructions set for the processor, a decrease in the overall execution time of the application should be noticeable.

The performance gain that can be achieved with LCC optimisations can be calculated in the following way:

$$G \approx \frac{LCC \ variable \ optimisations \cdot Stall \ cycles}{C_{total}} = \frac{16 \cdot 32^2 \cdot 3}{2350122} = \frac{49152}{2350122} \cdot 100\% \approx 2.09\% \tag{9}$$

Where LCC variable optimisations are the cycles that can be reduced with optimisations in the LCC compiler and Stall cycles is the number of cycles the processor has insert NOP instructions.

6. By adding a L2 cache to the processor the average time it takes for an instruction to be fetched from the main memory becomes smaller. This is because L2 cache has a lower access time then main memory, therefore the number of stall cycles that the mini-MIPS has to wait in order to obtain the necessary instructions or data instructions from the hard drive decreases.

The performance gain that can be achieved by adding L2 cache depends on a couple of variables that are needed to be computed for the instruction that the MIPS executes, although these variables are not entirely known an estimate in the performance gain can still be given.

$$G \approx \frac{Stall\ cycles\ Acces\ L2}{Stall\ cycles\ Acces\ main\ memory} = \frac{400\cdot 0.005}{400\cdot 0.01}\cdot 100\% \approx 50\% \tag{10}$$

Where Acces L2 is the access time for accessing the L2 cache and Acces main memory is the time needed in order to access the main memory.

7. By implementing a multi-issue machine the performance gain of the processor can be further increased, this increase would theoretically be a factor of two but since the memory stage is dual channel the real life performance gain would be smaller.

$$G \approx \frac{Sequential\ ALU\ operations}{Number\ of\ sequential\ memory\ access} = \left(\frac{12}{10} - 1\right) \cdot 100\% \approx 20\%$$
 (11)

8. By implementing a multi-core processor the number of instructions that can be executed at the same times doubles and therefore the workload should be doubled. Although in theory this is very much true, it is excepted that the performance gain would be somewhat smaller since some instructions can not be executed in parallel and thus the mini-MIPS processor has to stall for cycles.

Nevertheless the performance increase would be very substantial and for a dual core machine the performance gain can be estimated by:

$$G \approx Number\, of\, Cores \cdot \frac{C_{total} - Non\, parallel\, instruction}{C_{total}} = 2 \cdot \frac{2350122 - 32^2 \cdot 10}{2350122} \approx 199\% \tag{12}$$

Where *Number of Cores* is the number of processing cores the mini-MIPS has, *Non parallel instruction* are the number of instructions that can not be executed in parallel.

9. By adding support for scalar possessing instructions also known as SMID (Single Instruction, Multiple Data) instructions to the mini-MIPS architecture the workload would increase tremendously, since the MIPS will now be able to load one instruction containing multiple data elements and operate on multiple data elements at the same time.

An estimate for the performance gain is given by:

$$G \approx \frac{Size\,SMID\,module}{Sequential\,ALU\,operations\cdot Integer\,size} = \frac{256}{12\cdot 32}\cdot 100\% \approx 66.7\% \tag{13}$$

Where $Integer\ size$ is the size (in bits) of a normal integer and $Size\ SMID\ module$ is the bit size for the SMID module

3 Testing

Because of time constrains not every optimisation that is treated in the earlier sections has been achieved this is mainly due to the large time that is needed in the implementation phase and in the test phase of the optimisation process. The optimisations that have been tried / implemented are listed below:

- Forwarding
- Division optimisation
- LCC compiler optimisation

In order to optimise efficiently and correctly every optimisation is done separately and once a optimisation is regarded a success, then the optimisations are put together in order to verify if the output is still the same.

The individual testing is done by first extracting the image from the Python script and converting it to a .jpg format, once the image looked like the original reference image further testing steps where done with the use of the compare function of the Python script. This compare function looks at the value of the source ram dump file and the ram dump file created in the last iteration of the Xilinx program.

The Python script compares 2 characters per byte and if both images have the same byte value on every location in the image, the Python script considers it a match and the output should be identical.

Once the compare function inside the Python script verifies that the outputs of the optimisation is the same as the reference, other images (cargate.y and football.y) where loaded into the program and executed.

The output of these images is also verified with their respectively reference image, once it has been verified that the output of these images is also the same then the optimisations is regarded as a success.

Once a implementation has been labelled successfully backups where made to all the files for later reference. The results of all the optimisations done to the mini-MIPS and LCC compiler are listed in Table 1.

3.1 Forwarding

By implementing memory forwarding a large performance gain can be achieved since results of instructions can be forwarded and the processor does not have to stall for cycles in order to get the result.

The main difficulty in the forwarding process is to make the forwarding muxes forward the right data and the right time with the help of the mini-MIPS schematic and a bit of trail and error this problem is easily fixed.

By implementing memory forwarding the number of cycles required drops greatly, while keeping almost the same frequency of the processor, this results in a far lower execution time and a gain of $\approx 17.3\%$ as compared to the original execution time. While the original estimate of the performance gain was $\approx 50\%$ was far higher then the real life performance gain of $\approx 17.3\%$ this is largely due the fact that only memory forwarding is implemented and not as the estimate is calculated by forwarding in all possible stages.

Still a performance increase of $\approx 17.3\%$ is a large performance increase that is largely "free" in terms of hardware costs, since only minimal hardware needs to be added to the processor in order to add forwarding.

3.2 Division

By implementing the hardware division instruction a huge performance increase can be made as can be seen in Table 1, this performance gain of $\approx 78.8\%$ is quite large and drastically lowering the total execution time.

While the initial estimate was a performance gain of ≈ 43.57 the real life performance gain is much higher, this discrepancy is entirely the fault of a wrong estimate of the number of stall cycles that are forced by doing a division in software rather then in hardware.

Although the initial plan was to use the inverse of the divisor, in practise this was not the best idea since the divisor number (13) is an irrational number which has the consequence that rounding off errors can occur. Although the rounding off errors in the image are (almost) not visible to the naked eye, they can be traced with the compare tool in the Python script.

Since the output is not the same another approach had to be found to divide efficiently by 13, an other dividing manner is to multiple the number in such a manner that round off errors are not significant enough to matter and then apply a shift logical right to divide the number again.

Since shift logical left or right are efficient ways of dealing with bit division a large performance gain can still be achieved with this method of dividing.

By doing the division in hardware the number of cycles decrease dramatically, yet the frequency of the processor will be somewhat lower trough the connections needed in order to make a hardware division possible.

The overall execution will therefore be far lower as is indicated in the following equation:

$$T = \frac{C}{f} \qquad <<<= \frac{<<<<}{<} \tag{14}$$

3.3 LCC

Although coding inside the LCC compiler is very difficult and very complicated the C code in image.c can be adapted in such a way that the C code forces the LCC compiler to make variables for calculations that are repeatedly done.

By doing this LCC optimisation variables have only to be computed once and can then be stored in registers therefore improving on the amount of cycles needed in order to complete the program.

After a lot of compiler optimisations to the c code, in order to force the compiler to behave differently and after a lot of testing almost no performance gain was achieved.

This is due the fact that on close inspection and after a lot of testing the LCC compiler automatically uses variables for often computed sources.

This is the main reason why there is a large deviation between the performance gain estimate of $\approx 2.09\%$ and the real life performance gain of $\approx 0.5\%$. Since the performance increase is so small the LCC optimisations where discarded in further (combined) testing.

While the initial optimisation tactic's to the LCC compiler thus failed, an in depth look was made if it is possible to force the LCC compiler to use a stack architecture instead of a register architecture. Unfortunately due to the complexity of the LCC compiler this attempted also failed.

4 Results

Since every optimisation will result in a different amount of cycles at a specific processor frequency the gain of each optimisation will be different.

Table 1 compares all optimisations that are done to the mini-MIPS. The table shows the results of all optimisations that are done to the MIPS processor with the corresponding frequency and number of cycles for that optimisation. From this table it is clear that the division optimisation is by far the best optimisation in terms of performance gain.

Change to the architecture	Number of cycles	Frequency [MHz]	Execution Time [s]	Performance Gain [%]
Reference	2350122	56.625	0.041503258278146	
Adding clipping instruction	2315926	56.471	0.040899355408389	1.455073396189640
Changing the critical path	2108766	56.625	0.037240242997916	10.269934922528083
LCC compiler optimisations	2337538	56.625	0.041281024282561	0.535461563272773
Implementing Forwarding	1936494	53.147	0.036436562741077	17.366788787489572
Hardware division instruction	522695	56.552	0.009242732352525	78.809604235461500
Combined result	439280	42.882	0.010243925190056	75.317780783851160

Table 1: Speed improvements of the mini-MIPS processor

Although the individual optimises of forwarding and hardware division have a beneficial influence on the execution time, when combined the processor frequency drops greatly and lowering the overall execution time. The only explanation for this phenom is that some parts of the forwarding process need the hardware division instruction, and thus the critical path is increased greatly.

Unfortunately due to time constrains no further optimisations are done in order to solve this problem. In order to put the execution time in perspective a bar plot is made with the execution time of every optimisation,

Figure 1: Execution time per optimisation

5 Conclusion

Although the standard mini-MIPS processor is relatively fast it can be clearly seen from the results in Table 1 and Figure 1 that large performance gains are possible to the mini-MIPS processor.

These large performance gains can even be further improved by implementing the remainder of optimisations that are listed in the optimisation list 1.

Although there are different methods for optimising the processor, each with its own advantage and disadvantage the most notable performance gain can be achieved by implementing a hardware division instead of doing the division in software.

The performance gain that is achieved by a hardware division is tremendously large with a gain of 78%.

While this gain is achieved with little extra cost for the hardware. The reason that such a large performance gain is possible is due the fact that the standard mini-MIPS processor uses software division and doing this division in hardware safes a lot of cycles.

The same can be said for many optimisations, the mini-MIPS processor can be greatly improved, at the cost of little extra hardware.

It can therefore be concluded that the RISC principle that the MIPS is based on makes the ISA of the MIPS fast, yet large improvements can be made in order to further improve the number of cycles that need be to executed by the MIPS, this can mainly be done by better optimising the pipeline stages.

6 References

- 1. Retrieved March 15, 2016, from https://en.wikipedia.org/wiki/MIPS_instruction_set#Versions_of_the_MIPS_instruction_set
- 2. Retrieved March 17, 2016, from https://en.wikipedia.org/wiki/Moore%27s_law
- 3. Retrieved March 18, 2016, from https://en.wikipedia.org/wiki/SIMD
- 4. Retrieved March 18, 2016, from https://en.wikipedia.org/wiki/MIPS_instruction_set
- 5. Retrieved March 20, 2016, from https://en.wikipedia.org/wiki/Microcomputer_revolution