BareTorch: Challenging State-of-The-Art Sequence Mixing Topologies via Kernel-Free, Pure GEMM-Compliant Architectures

Martin Ignacio Kovacevic Buvinic
Independent Research / BareTorch Framework Laboratory

Abstract

Modern deep learning is deeply entangled with custom hardware lock-in, where the validation and deployment of alternative sub-quadratic sequence mixers (e.g., State Space Models, Gated Linear Attention, Gated DeltaNet) requires writing complex, hardware-specific CUDA or Triton kernels to achieve operational wall-clock competitiveness. This architectural dependency acts as a structural barrier to universal hardware portability across systolic arrays and edge silicon. In this work, we introduce **BareTorch**, an open-source development ecosystem designed to build, scale, and distil competitive sequence architectures utilizing strictly pure, high-level matrix multiplication (GEMM) equations and an exact $O(1)$ low-rank recurrent state update. First, we formulate and evaluate ten custom sub-quadratic topologies across a 34-run exploratory pretraining regimen up to 200M parameters. Second, we validate from-scratch scaling by pre-training `BareTorch-2.5B-Base` on **75 billion tokens** via Top-4 Logit Knowledge Distillation ($0.5\,\mathcal{L}_{\text{CE}} + 0.5\,\mathcal{L}_{\text{KL}}$) from `Qwen3.5-9B`, achieving a **57.87%** 7-task zero-shot average that outperforms 300B-token baselines (`Pythia-2.8B`, `Mamba-1.4B`) while delivering **13.37x faster 32K prefill** on Google Cloud TPUs (`v5e-1`), **1.34x faster 32K prefill** with **1.48 GB lower RAM** on Apple Silicon M1 (MLX 4-bit), and **1.39x faster decoding** on NVIDIA CUDA. Finally, we introduce the **BareTorch Surgical Layerwise Up-Distillation & `<think>` GRPO Engine**, converting native `Qwen3.5` models into 3:1 Interleaved CS-LRAD hybrids (`BareTorch-Qwen3.5-2B-Hybrid` and `BareTorch-Qwen3.5-4B-Hybrid`) in hours on 8× NVIDIA H100 GPUs. Our hybrid models surpass their native `Qwen3.5` teachers across both the 10-task `lm-eval` suite (**105.0%** retention on 2B; **100.7%** on 4B) and the 5-task `<think>` Generative Reasoning & Python Coding suite (**117.7%** retention on 2B; **103.5%** on 4B), while delivering up to **1.63x faster prefill**, **1.18x faster decoding**, **3.2x smaller short-context cache**, and up to **1.67 GB lower 32K Peak VRAM** on an NVIDIA RTX 4090 without a single custom CUDA or Triton kernel.

1 Introduction

The field of foundational language modeling is currently undergoing a structural pivot away from standard $O(N^2)$ Softmax attention and toward sub-quadratic sequence-mixing mechanics. Architectural innovations such as Gated Linear Attention (GLA), Mamba variants, and Gated Delta Networks (GDN) have proven that hidden state recurrence can operate with linear computational and spatial complexity during decoding.

However, an unaddressed systemic bottleneck plagues this architectural evolution: custom kernel lock-in. Under standard execution pipelines, an alternative sequence mixer expressed in high-level primitive equations (such as element-wise scans or sequential token loops) faces severe execution degradation due to the sequential nature of PyTorch's eager execution model. To bypass this, researchers routinely rely on custom C++/CUDA/Triton kernel engineering (`causal-conv1d`, `flash-linear-attention`). While this approach recovers GPU utilization on specific datacenter targets, it restricts architectural deployment, breaks compilation portability, and causes severe sequential fallback bottlenecks on alternative accelerators such as Google Cloud TPUs (OpenXLA systolic arrays), Apple Silicon (Metal/MLX), WebGPU, and commodity edge NPUs.

To address this challenge, this paper introduces **BareTorch**, an engineering paradigm and architecture library built on a core philosophy: next-generation sequence-mixing topologies should challenge and surpass state-of-the-art foundation models while remaining 100% compliant with high-level, standard matrix multiplication (GEMM) tensor blocks. Rather than relying on hardware-locked low-level kernels, BareTorch achieves sub-quadratic execution scaling by leveraging structured block-parallel chunk segmentation paired with an exact $O(1)$ low-rank recurrent associative state update. By structuring sequence hidden states into uniform, statically bound tensor chunks, all intra-chunk and inter-chunk computations map directly onto standard BLAS/GEMM routines natively accelerated by every modern AI chip.

2 Mathematical Foundations

The primary objective of BareTorch is to replace fine-grained, token-level sequential dependencies with macro-level, block-parallel tensor operations. We implement ten distinct mathematical paradigms that satisfy this constraint, allowing complex recurrent or hierarchical interactions to resolve purely via parallelized GEMM paths.

In our production foundation models and surgical hybrid conversions, we utilize a **3:1 Interleaved CS-LRAD Hybrid Topology** ($3 \times$ CS-LRAD $\to 1 \times$ Full-Attention pattern), which couples 75% linear memory-bandwidth-efficient recurrent chunk processing with 25% full Softmax attention anchor layers to combine $O(1)$ recurrent state decoding with exact long-horizon token retrieval.

2.1 Causal Block-Kronecker Cascade (CBKC)

CBKC operates as an inherently sub-quadratic sequence mixer by restructuring the sequence timeline into a multi-scale binary tree. Over sequence length L and head dimension d_h, the context length is partitioned into static blocks of size $B_s = 2^{s+1}$ across $S = 11$ stages, bisected into past and future sub-blocks of size $M_s = 2^s$:

$$Q_{b,s}, K_{b,s}, V_{b,s} \in \mathbb{R}^{B \times H \times (L/B_s) \times 2 \times M_s \times d_h}$$

Cross-block historical accumulation and state synthesis are computed via:

$$\begin{aligned} S_{b,s} &= (K_{b,s}^{(0)})^\top \cdot V_{b,s}^{(0)} \\ Y_{b,s,\text{fut}} &= \frac{1}{\sqrt{M_s d_h}} \Big(Q_{b,s}^{(1)} \cdot S_{b,s} \Big) \odot g_s^{(1)} \\ Y &= V + \frac{1}{\sqrt{S}} \sum_{s=0}^{S-1} Y_{s,\text{update}} \end{aligned}$$

where superscripts (0) and (1) denote the past and future sub-blocks along dimension 3.

2.2 Chunkwise Cascaded Resonance Sifter (CCRS)

CCRS frames sequence tracking as a coupled, second-order linear ordinary differential system unrolled globally via lower-triangular matrix operators over chunks of size $C = 32$:

$$\begin{aligned} g_1 &= \text{clamp}(\sigma(W_{g1}x), 10^{-3}, 0.999) \\ g_2 &= \text{clamp}(\sigma(W_{g2}x), 10^{-3}, 0.999) \\ \Lambda_1 &= \text{cumsum}(\log g_1), \quad \Lambda_2 = \text{cumsum}(\log g_2) \\ M_{\text{casc}} &= \exp(\Lambda_2 - \Lambda_2^\top) \cdot \exp(\Lambda_1 - \Lambda_1^\top) \odot \mathcal{M}_{\text{causal}} \\ Y_{\text{local}} &= \left(\frac{1}{\sqrt{d_h}} (QK^\top) \odot M_{\text{casc}} \right) V \end{aligned}$$

Global tracking collects residues across macro-blocks:

$$\begin{aligned} S_{\text{delta}} &= \big(K \odot \exp(\Lambda_{1,\text{end}} - \Lambda_1) \big)^\top V \\ M_{\text{global},1} &= \exp(\Lambda_{c1} - \Lambda_{c1}^\top - \log g_{c1}^\top) \\ M_{\text{global},2} &= \exp(\Lambda_{c2} - \Lambda_{c2}^\top - \log g_{c2}^\top) \\ S_{\text{hist}} &= M_{\text{global},1} \cdot M_{\text{global},2} \cdot S_{\text{delta}} \\ Y_{\text{global}} &= \frac{1}{\sqrt{d_h}} \big(Q \odot \exp(\Lambda_2) \big) \cdot S_{\text{hist}} \end{aligned}$$

2.3 Causal Kernel-Gated Tensor Sifter (CKTS)

CKTS fuses local chunkwise causal attention with an anisotropic global state-space track:

$$\begin{aligned} \text{Scores} &= \frac{Q_l K_l^\top}{\sqrt{d_h}} \odot \mathcal{M}_{\text{causal}}, \quad Y_{\text{local}} = \text{Softmax}(\text{Scores}) V_l \\ \Lambda_\alpha &= \text{cumsum}(\log \alpha), \quad Q_{g,\text{sc}} = Q_g \odot \exp(\Lambda_\alpha) \\ S_{\text{all}} &= \text{cumsum}\left(\frac{\exp(\Lambda_{\alpha,\text{end}}) \otimes (K_{g,\text{sc}}^\top V_{g,\text{gated}})}{\Sigma_{\text{chunk}} + 10^{-6}} \right) \Sigma_{\text{chunk}} \\ \mathcal{O}\text{ut} &= Y_{\text{local}} + \big(Y_{\text{global}} \odot \sigma(W_{\text{gate}} x) \big) \end{aligned}$$

2.4 Causal Orthogonal Feedback Engine (COFE)

COFE applies an unrolled least-squares error-correction step to simulate dynamic memory wiping inside chunks:

$$\begin{aligned} G &= \frac{1}{\sqrt{d_h}} (KK^\top) \\ V_{\text{corr}} &= V - \Big((G \odot \mathcal{M}_{\text{causal},\Delta=-1}) V \Big) \odot \beta \\ Y_{\text{local}} &= \left(\frac{(QK^\top) \odot \mathcal{M}_{\text{causal},\Delta=-1}}{\sqrt{d_h}} \right) V_{\text{corr}} \end{aligned}$$

2.5 Chunked Selective Low-Rank Associative Delta (CS-LRAD)

CS-LRAD implements associative outer-product memory updates through bounded low-rank projection subspaces ($r \in \{8, 16, 32\}$) and chunk size $C \in \{32, 64\}$:

$$\begin{aligned} M_{\text{links}} &= \exp(\Lambda - \Lambda^\top) \odot \mathcal{M}_{\text{causal}} \\ Y_{\text{local}} &= \left(\frac{1}{\sqrt{d_h}} (QK^\top) \odot M_{\text{links}} \right) V \\ U_{\text{dec}} &= (U \odot \beta_{\text{gate}}) \odot \left(\frac{\exp(\Lambda_{\text{end}})}{\exp(\Lambda) + 10^{-6}} \right) \\ S_{\text{hist}} &= M_{\text{chunks}} \cdot (U_{\text{dec}}^\top V) \\ Y_{\text{global}} &= \frac{1}{\sqrt{d_h}} \big(R \odot \exp(\Lambda) \big) \cdot S_{\text{hist}} \end{aligned}$$

During autoregressive decoding ($L = 1$), CS-LRAD updates its compact recurrent state $S_t \in \mathbb{R}^{B \times H \times r \times d_h}$ in $O(1)$ time and memory per token while maintaining an exact rolling intra-chunk buffer for seamless chunk-boundary transitions.

2.6 Chunk-Segmented Adaptive Polynomial Expansion Engine (CS-APEX)

CS-APEX pairs intra-chunk Softmax attention with a 2nd-order harmonic polynomial key expansion (K_A, K_B):

$$
\begin{aligned}
K_A &= \mathrm{SiLU}(W_{ka}x), \quad K_B = \tanh(W_{kb}x) \odot K_A \\
V_A &= W_{va}x, \quad V_B = W_{vb}x \\
Y_{\text{local}} &= \mathrm{Softmax}\Big(\frac{QK_A^\top}{\sqrt{d_h}} \odot \mathcal{M}_{\text{causal}}\Big) V_A \\
S_A &= M_{\text{chunks}} \cdot (K_{A,\text{dec}}^\top V_A) \\
S_B &= M_{\text{chunks}} \cdot (K_{B,\text{dec}}^\top V_B) \\
Y_{\text{global}} &= Y_{A,\text{glob}} + \gamma \odot \Big(Y_{B,\text{glob}} \odot \mathrm{SiLU}(Y_{A,\text{glob}})\Big)
\end{aligned}
$$

2.7 Chunk-Segmented Competitive Associative Network (CS-CANN)

CS-CANN enforces scale-invariant associative memory retrieval via positive feature maps ($\phi(x) = \mathrm{ELU}(x) + 1.0 > 0$):

$$
\begin{aligned}
S_V &= M_{\text{chunks}} \cdot (K_{\text{pos,dec}}^\top V) \\
S_Z &= M_{\text{chunks}} \cdot \Big(\sum K_{\text{pos,dec}}\Big) \\
Y_{\text{num}} &= \frac{1}{\sqrt{d_h}}\big(Q_{\text{pos}} \odot \exp(\Lambda)\big) \cdot S_V \\
Z_{\text{den}} &= \frac{1}{\sqrt{d_h}} \sum \Big(\big(Q_{\text{pos}} \odot \exp(\Lambda)\big) \odot S_Z\Big) \\
Y_{\text{global}} &= \frac{Y_{\text{num}}}{Z_{\text{den}} + 10^{-5}} \\
Y_{\text{fused}} &= \alpha \odot Y_{\text{local}} + (1.0 - \alpha) \odot Y_{\text{global}}
\end{aligned}
$$

2.8 Chunk-Segmented Differential Manifold Engine (CS-DME)

CS-DME introduces dual-track differential memory subtraction $(S_1 - \lambda S_2)$ paired with a non-linear ReLU^2 polynomial kernel:

$$
\begin{aligned}
A_{1,\text{loc}} &= \left[\mathrm{ReLU}\Big(\frac{Q_1 K_1^\top}{\sqrt{d_h}}\Big)\right]^2 \odot M_{\text{links}} \\
A_{2,\text{loc}} &= \left[\mathrm{ReLU}\Big(\frac{Q_2 K_2^\top}{\sqrt{d_h}}\Big)\right]^2 \odot M_{\text{links}} \\
Y_{\text{local}} &= (A_{1,\text{loc}} - \lambda A_{2,\text{loc}})V \\
Y_{\text{global}} &= \frac{(Q_1 \odot \exp(\Lambda))S_1 - \lambda(Q_2 \odot \exp(\Lambda))S_2}{\sqrt{d_h}}
\end{aligned}
$$

2.9 Key-Guided Householder Delta Engine (CS-HDE)

CS-HDE uses Key-Anchored reflections ($U = K + W_u X$) to perform Householder memory cleansing on local values:

$$
\begin{aligned}
\beta_{\text{gate}} &= \sigma(W_\beta X) \odot \sigma\Big(\sum K \odot V\Big) \\
V_{\text{clean}} &= V - 2.0 \cdot \beta_{\text{gate}} \odot \langle U_{\text{norm}}, V\rangle U_{\text{norm}} \\
S_{\text{hist}} &= M_{\text{chunks}} \cdot \big((K \odot \beta_{\text{gate}})_{\text{dec}}^\top V_{\text{clean}}\big)
\end{aligned}
$$

2.10 Chunk-Segmented Nilpotent Expansion Engine (CS-NEXUS)

CS-NEXUS solves exact intra-chunk error inversion by evaluating an 8th-order Logarithmic Nilpotent Factorization $(I - T)(I + T^2)(I + T^4)$:

$$
\begin{aligned}
T &= \left(\frac{KK^\top}{\sqrt{d_h}} \odot \beta_{\text{gate}}\right) \odot \mathcal{M}_{\text{causal, strict}} \\
V_a &= V + T^4 V, \quad V_b = V_a + T^2 V_a \\
V_{\text{clean}} &= V_b - T V_b \\
S_{\text{hist}} &= M_{\text{chunks}} \cdot \big((K \odot \beta_{\text{gate}})_{\text{dec}}^\top V_{\text{clean}}\big)
\end{aligned}
$$

3 Exploratory Pretraining & Pareto Scaling Ledger

To ensure strict empirical isolation across our initial architectural search, all ten sequence mixers and baseline topologies were compiled from identical structural scaffolds using the BareTorch factory layer engine. Exploratory pretraining experiments were executed on a dedicated workstation equipped with **dual NVIDIA GeForce RTX 4090 GPUs (2×24GB GDDR6X VRAM)**. For short context length $L = 256$, mini-batch size was fixed to 64 with 2 gradient accumulation steps (effective batch size 128). For long context length $L = 2048$, mini-batch size was fixed to 8 with 2 gradient accumulation steps (effective batch size 16). Learning rate schedules followed a linear warmup for 2,000 steps up to 3×10^{-4} followed by cosine decay down to 3×10^{-5} across 30,000 total optimization steps (4.2 billion tokens). Table 1 (placed in the Appendix Ledger at the end of this paper) catalogs the full empirical results for all 34 pretraining exploration experiments.

3.1 Pareto Scaling Analysis

The exploratory pretraining results across Tiny, Small, and Base tiers establish three key Pareto trade-offs that motivated our selection of **CS-LRAD** as the core recurrent engine for billion-parameter scaling:

1. **Tiny Tier (34M):** `cs_lrad_tiny_2048` (PPL: 40.84) and `cs_cann_tiny_2048` (PPL: 41.57) directly match standard GLA (41.59) and Transformer baselines (40.57) while sustaining pure-GEMM training velocities ($\sim$ 180k tok/s).

2. **Small Tier (100M):** At 100M parameters, `cs_lrad_small_2048` reaches 24.08 perplexity at 79.7k tok/s, outpacing GLA (78.5k tok/s) and GDN2 (59.2k tok/s).

3. **Base Tier (200M):** At the 200M scale, `cs_lrad_base_2048` achieves a validation perplexity of 18.92, closely tracking FlashAttention-powered Transformers (17.43) while achieving higher training throughput (36.1k tok/s vs. 35.2k tok/s) with zero custom C++/CUDA kernel dependencies.

4 From-Scratch Foundation Scaling: `BareTorch-2.5B-Base` (75B Tokens)

To prove that pure-GEMM sub-quadratic architectures scale from scratch to multi-billion parameters and transfer effortlessly across non-NVIDIA silicon (where custom CUDA/Triton kernels do not exist), we pre-trained our foundational base model `model-rampage/BareTorch-2.5B-Base` on a **75-billion token** runway.

4.1 Architecture & Top-4 Logit Distillation Formulation

`BareTorch-2.5B-Base` instantiates a 24-layer 3:1 Interleaved Hybrid backbone (18 CS-LRAD recurrent blocks with low-rank factor $r = 16$ and chunk size $C = 64$, interleaved with 6 Full-Attention anchor layers at indices $\{3, 7, 11, 15, 19, 23\}$). To maximize token sample efficiency during the 75B-token pre-training run, we trained `BareTorch-2.5B-Base` using online **Top-4 Logit Knowledge Distillation** from `Qwen/Qwen3.5-9B`. At every token position t, the teacher extracts its top-K ($K = 4$) highest-scoring logits $z_T^{(1:4)}$ and their corresponding vocabulary indices $\mathcal{I}_t^{(1:4)}$. Let $p_T^{(4)} = \text{Softmax}(z_T[\mathcal{I}_t^{(1:4)}])$ and $p_S^{(4)} = \text{Softmax}(z_S[\mathcal{I}_t^{(1:4)}])$. The student minimizes an equal 50%/50% blend of standard next-token Cross-Entropy ($\mathcal{L}_{\text{CE}}$) and Top-4 KL divergence:

$$\mathcal{L}_{2.5\text{B}} = 0.5\,\mathcal{L}_{\text{CE}}(z_S, y) + 0.5\,D_{\text{KL}}\left(p_T^{(4)} \,\middle\|\, p_S^{(4)}\right) \quad (1)$$

4.2 Zero-Shot Sample Efficiency & Cross-Platform Hardware Portability

Trained on **75B tokens**, `BareTorch-2.5B-Base` achieves a **57.87%** 7-task zero-shot `lm-eval` macro average, outperforming established open-source models trained on **300B tokens** (4× more compute), including `Pythia-2.8B` (54.94%) and `Mamba-1.4B` (56.10%), while surpassing `Qwen3.5-2B-Base` on **PIQA** (74.81%) and **OpenBookQA** (39.40%).

Crucially, we profiled `BareTorch-2.5B-Base` against native `Qwen3.5-2B` across three distinct hardware backends at 32,768 tokens (see Table 2):

- **Google Cloud TPU `v5e-1` (OpenXLA / TorchTPU BF16):** Because native `Qwen3.5-2B` relies on `GatedDeltaNet` recurrence that lacks systolic-array TPU kernels, it collapses into a sequential fallback at 32K context (17.51s TTFT, 1,871 tok/s prefill, 21.07 tok/s decode). Because `BareTorch-2.5B-Base` is formulated purely as standard GEMMs, it executes natively on the TPU Matrix Multiply Unit (MXU), completing 32K prefill in **1.31s** (25,018 **tok/s — 13.37x faster)** and decoding at 43.38 **tok/s (2.06x faster)**.
- **Apple Silicon Edge (`MacBook Pro M1`, Native MLX 4-Bit):** Processes 32K tokens in 31.88**s** (1,028 **tok/s)** vs. 42.57s (770 tok/s) for `Qwen3.5-2B` (**1.34x faster prefill**), sustains 75.54 **tok/s** 32K decoding (up to 99.3 tok/s short-context), and reduces 32K unified RAM by **1.48 GB (-30%)** (3.52 GB vs. 5.00 GB).
- **NVIDIA Workstation GPU (CUDA BF16):** Completes 32K prefill in 0.99**s** (32,919 **tok/s)** and sustains 63.79 **tok/s** decoding vs. 45.82 tok/s for `Qwen3.5-2B` (**1.39x faster decode**).

5 Surgical Layerwise Up-Distillation & `<think>` GRPO Pipeline

While from-scratch pre-training validates the standalone scaling laws of CS-LRAD, training every new model scale from scratch on hundreds of billions of tokens is computationally expensive. To enable rapid, low-cost conversion of state-of-the-art open-weight models into pure-GEMM BareTorch hybrids, we engineered an 8-stage **Layerwise Up-Distillation & Verifiable Reinforcement Learning Pipeline** executed on 8× **NVIDIA H100 SXM5 (80GB) GPUs**.

We applied this pipeline across the `Qwen/Qwen3.5` family (`0.8B`, `2B`, and `4B`), producing `BareTorch-Qwen3.5-0.8B-Hybrid` (24 layers, $d = 1024$, $r = 16$), `BareTorch-Qwen3.5-2B-Hybrid` (24 layers, $d = 2048$, $r = 32$), and `BareTorch-Qwen3.5-4B-Hybrid` (32 layers, $d = 2560$, $r = 32$). Across all scales, 75% of the backbone layers (18/24 for 0.8B/2B; 24/32 for 4B) are replaced with pure-PyTorch `CS-LRAD` recurrent blocks ($C = 64$), while the 25% Full-Attention anchor layers ($\{3, 7, 11, \dots\}$) are surgically spliced intact.

5.1 Multi-Stage Pipeline Architecture & Mathematical Objectives

Each stage in our codebase is governed by a dedicated script, dataset mixture, and loss formulation designed to

eliminate representation drift before up-distilling reasoning capabilities from a 2×–5× larger teacher:

1. **Stage 0 & 0-Verify (`init_student_00.py`, `verify_init.py`) — Surgical Weight Transfer & 6-Point Verification:** We copy the token embeddings, tied LM head, final RMSNorm (preserving Qwen3.5's +1.0 unit-offset convention), all Full-Attention anchor layers, and all SwiGLU MLPs and LayerNorms inside the CS-LRAD blocks directly from the base teacher. Furthermore, we warm-start the CS-LRAD projections ($W_q, W_k, W_v, W_{\text{swish}}, W_{\text{out}}$) by slicing the teacher's `GatedDeltaNet` projections (`in_proj_qkv`, `in_proj_z`, `out_proj`) and initializing the decay bias to $+2.5$ ($\sigma(2.5) \approx 0.924$) and beta gate bias to -1.0. Before training begins, `verify_init.py` executes a 6-point verification suite confirming 0.000000 discrepancy on embeddings, norms, MLPs, spliced attention layers, end-to-end scaffold substitution (CosSim = 1.000000), and cross-chunk ($70 \to 75$ token) recurrent cache equivalence.

2. **Stage 0B (`prepare_dataset_00b.py`) — Pretraining Corpus Packing:** Streams and tokenizes **600M tokens** of `HuggingFaceFW/fineweb-edu` (`sample-10BT`) into packed, zero-padding 2,048-token sequences (595M train, 5M validation) using 48 parallel CPU workers.

3. **Stage 1 (`train_stage1_mixer_align_01.py`) — Parallel Teacher-Forced Mixer Alignment:** Freezes all embeddings, MLPs, and Full-Attention layers, training *only* the newly initialized CS-LRAD mixers for 1,000–1,400 steps (131M–367M tokens on FineWeb-Edu, peak LR $= 1.2 \times 10^{-3}$ to 1.5×10^{-3}). Critically, each student CS-LRAD mixer receives the **clean teacher hidden state** $h_T^{(\ell-1)}$ as input and minimizes a cosine-direction + normalized MSE loss against the teacher mixer output $u_T^{(\ell)}$:

$$\mathcal{L}_{\text{Stage1}} = \frac{1}{|\mathcal{L}_{\text{LRAD}}|} \sum_{\ell \in \mathcal{L}_{\text{LRAD}}} \Big[\big(1 - \cos(u_S^{(\ell)}, u_T^{(\ell)})\big) + 0.1\,\text{MSE}\big(\hat{u}_S^{(\ell)}, \hat{u}_T^{(\ell)}\big) \Big] \tag{2}$$

   This decouples layers during early alignment and prevents cascading error accumulation.

4. **Stage 2 (`train_stage2_end2end_02.py`) — End-to-End Hidden-State & Logit Distillation:** Unfreezes the CS-LRAD blocks (including their MLPs and RMSNorms) while keeping the backbone embeddings and Full-Attention anchors frozen for 2,500–3,500 steps (164M–459M tokens, LR $= 2.5 \times 10^{-4}$ to 4.0×10^{-4}). The student runs end-to-end on its own hidden states and optimizes a joint objective combining chunked full-vocabulary ($V = 248,320$) forward KL divergence ($\tau = 1.0$), next-token cross-entropy, and layerwise hidden-state cosine alignment:

$$\mathcal{L}_{\text{Stage2}} = 0.5\,\mathcal{L}_{\text{KL}}(z_T \| z_S) + 0.3\,\mathcal{L}_{\text{CE}}(z_S, y) + 0.2\,\mathcal{L}_{\text{HiddenCos}}(h_S, h_T) \tag{3}$$

5. **Stage 3 (`train_stage3_full_kd_03.py`) — Full-Model Joint Knowledge Distillation:** Unfreezes 100% of the student parameters for 3,500–4,800 steps (229M–629M tokens) using **differential learning rates**: a 10× higher learning rate on CS-LRAD parameters ($\text{LR}_{\text{LRAD}} = 1.2 \times 10^{-4}$ to 2.0×10^{-4}) and a gentle adaptation rate on pretrained backbone weights ($\text{LR}_{\text{back}} = 1.2 \times 10^{-5}$ to 2.5×10^{-5}), minimizing $\mathcal{L}_{\text{Stage3}} = 0.5\,\mathcal{L}_{\text{KL}}(z_T \| z_S) + 0.5\,\mathcal{L}_{\text{CE}}(z_S, y)$. On the 4B hybrid, validation perplexity converges to 11.14 (vs. 10.55 native teacher PPL).

6. **Stage 3B (`train_stage3b_long_context_03b.py`) — 32,768-Token (512-Chunk) Horizon Extension:** Concatenates packed FineWeb-Edu blocks into contiguous 32,768-token sequences (512 recurrent chunks of $C = 64$) and trains for 500–700 steps (131M–367M tokens) with a 1.5× **late-horizon focal weight** applied to token positions $[2048 \ldots 32768]$. On the 4B model, late-horizon perplexity $\text{PPL}_{2\text{K}-32\text{K}}$ drops to 11.33 (matching the teacher's 10.96 across 512 recurrent state transitions).

7. **Stage 4A (`train_stage4a_updistill_sft_05.py`) — 5-Pillar Focal SFT with Native Subspace Preservation:** Constructs a 373.6M-token (182,431 sequences of length 2,048) 5-Pillar instruction and reasoning dataset combining `OpenMathInstruct-2`, `OpenCodeInstruct`, `SmolTalk`, scientific/commonsense QA (`SciQ`, `ARC`, `OpenBookQA`, `PIQA`, `WinoGrande`, `BoolQ`, `HellaSwag`), and `MMLU` auxiliary training splits, mixed with 15% FineWeb-Edu replay. Crucially, Stage 4A distills full-vocabulary KL from the **native same-scale teacher** (`Qwen3.5-2B` for 2B; `Qwen3.5-4B` for 4B) rather than a mismatched larger teacher, preventing tied embedding/LM-head subspace corruption. Token-level focal weights (12.0× on MMLU answer tokens, 4.0× on concise QA/cloze answers, and 1.5× on tokens crossing chunk boundaries $t \geq 64$) drive Student response validation PPL to **3.34** on 4B — surpassing the native `Qwen3.5-4B` teacher's **3.68** PPL!

8. **Stage 4B (`train_stage4b_dpo_align_06.py`) — 6-Pillar Contrastive DPO + Larger-Teacher Top-64 Skew-KD:** Introduces the **larger Up-Distillation Teacher** (`Qwen3.5-4B` for 0.8B/2B; `Qwen3.5-9B` for 4B) across 208,086 contrastive (x, y_w, y_l) pairs (40,000–112,000 pairs trained). To extract dark knowledge from the larger teacher without perturbing the student's 248,320 vocabulary tail, we restrict distillation to the teacher's **Top-64 active tokens** using a DistiLLM-2 Skew-KL + Skew-Reverse-

KL ($\alpha = 0.1$) objective blended with Reference-Anchored DPO ($\beta = 0.1$):

$$\mathcal{L}_{\text{Stage4B}} = 0.45\,\mathcal{L}_{\text{DPO-T}} + 0.30\,\mathcal{L}_{\text{Skew64}}(y_w) + 0.25\,\mathcal{L}_{\text{Focal-NLL}}(y_w) \quad (4)$$

On the 4B hybrid, contrastive validation win-rate reaches **84.8%** (accuracy **88.2%**).

9. **Stage 4C (`train_stage4c_grpo_math_code_07.py`) — 4-Pillar `<think>`-Guided Dr. GRPO + Winner-Only Skew-KD:** Executes $1,500$–$2,000$ steps of on-policy group reinforcement learning ($G = 12$ to 16 rollouts per prompt; $144,000$–$256,000$ total rollouts) across a 4-pillar verifiable curriculum ($7,423$ `GSM8K` problems, $4,082$ Competition `MATH` problems, $2,969$ PhD/STEM `<think>` multiple-choice problems, and 424 `MBPP` Python coding tasks with live sandboxed `assert` unit-test execution). Rollouts are scored by a deterministic verifier (+1.0 for passing all Python unit tests or matching the exact numeric/boxed answer, +0.25 for valid Python AST syntax, +0.15 for structured `<think>...</think>` formatting). Using Dr. GRPO's length-unbiased advantage $A_i = R_i - \bar{R}$, the student optimizes on-policy policy gradients alongside larger-teacher Top-64 Skew-KD computed *exclusively on the winning rollout* y_{best}:

$$\mathcal{L}_{\text{Stage4C}} = 0.40\,\mathcal{L}_{\text{GRPO}} + 0.40\,\mathcal{L}_{\text{Skew64}}(y_{\text{best}}) + 0.20\,\mathcal{L}_{\text{NLL}}(y_{\text{best}}) \quad (5)$$

During Stage 4C on the 4B hybrid, held-out greedy validation accuracy jumps from 35.0% at step 0 (62.0% GSM8K, 8.0% MBPP) to **61.0%** (72.0% GSM8K, 52.0% MBPP).

6 Comprehensive Evaluation of BareTorch-Qwen3.5 Hybrids

We evaluate our distilled hybrid models against their native `Qwen/Qwen3.5` teachers across three rigorous axes: (1) non-generative zero-shot log-likelihood benchmarks via EleutherAI's `lm-evaluation-harness` (`run_lm_eval_benchmarks_04.py`), (2) 5-task generative reasoning and unit-tested Python code synthesis (`run_generative_benchmarks_08.py`), and (3) hardware prefill/decode throughput and VRAM footprint from $L = 512$ to $32,768$ tokens (`run_hardware_benchmarks_09.py`).

6.1 Non-Generative Benchmarks (10-Task `lm-evaluation-harness` Suite)

Table 3 reports the zero-shot performance across 10 standard benchmarks (including all 57 subjects of MMLU) for both `BareTorch-Qwen3.5-2B-Hybrid` (vs. native `Qwen/Qwen3.5-2B`) and `BareTorch-Qwen3.5-4B-Hybrid` (vs. native `Qwen/Qwen3.5-4B`). Both BareTorch hybrids **exceed 100% overall teacher retention**, achieving **64.45% vs. 61.40% (105.0% retention)** at the 2B scale and **71.72% vs. 71.19% (100.7% retention)** at the 4B scale.

6.2 Generative Reasoning & Coding Benchmarks (5-Task `<think>` Suite)

Because static log-likelihood benchmarks only evaluate single-token continuation probabilities, we further evaluate long-horizon autoregressive generation (up to 512 generated tokens) across five challenging reasoning and coding benchmarks: **GSM8K** (500 problems, exact numeric match), **MATH-500** (500 competition math problems, LaTeX boxed match), **GPQA-Diamond** (448 PhD-level STEM multiple-choice problems with `<think>` reasoning), **MBPP** (500 Python programming problems, unit-tested `pass@1`), and **HumanEval** (164 Python programming problems, unit-tested `pass@1`).

As shown in Table 4, Stage 4C `<think>`-guided Dr. GRPO and larger-teacher Skew-KD propel both BareTorch hybrids past their native teachers:

- `BareTorch-Qwen3.5-2B-Hybrid`: Achieves a **25.50%** 5-task generative macro average vs. **21.67%** for native `Qwen3.5-2B` (**117.7% retention, +3.83%**), highlighted by a jump from 1.60% → **24.20**% Pass@1 on **MBPP** (1512.5% retention) and 4.69% → **25.67**% on **GPQA-Diamond** (547.6% retention).

- `BareTorch-Qwen3.5-4B-Hybrid`: Achieves a **37.03%** 5-task generative macro average vs. **35.79%** for native `Qwen3.5-4B` (**103.5% retention, +1.24%**), achieving **73.80%** on **GSM8K**, **33.00%** on **MATH-500**, **16.52%** on **GPQA-Diamond** (+13.84%), **36.20% Pass@1** on **MBPP** (+15.20% over teacher), and **25.61% Pass@1** on **HumanEval** (+9.15% over teacher).

7 Hardware Speed & Memory Footprint Across Scales (NVIDIA RTX 4090)

To evaluate real-world inference efficiency against Qwen3.5's native hand-written hybrid attention/GatedDeltaNet implementation, we benchmarked all three BareTorch hybrid scales (`0.8B` with $r = 16$; `2B` with $r = 32$; `4B` with $r = 32$) against their corresponding native `Qwen/Qwen3.5` models on a single **NVIDIA GeForce RTX 4090 (24GB)** across context lengths spanning $L = 512$ to $32,768$ tokens. By invoking `model.compile_cs_lrad(mode="default", dynamic=True)`, TorchInductor fuses all CS-LRAD recurrent blocks into single-graph Triton kernels with dynamic shape support. Critically, during prefill we slice only the final token's hidden state (`hidden_states[:, -1:,`

:]) prior to the 248,320-vocabulary `lm_head` projection, eliminating multi-gigabyte prefill logit allocations.

Table 5 presents the complete multi-scale hardware comparison. Across every scale and every context length from 512 to 32,768 tokens, BareTorch outperforms native `Qwen3.5`:

- **4B Scale (`BareTorch-Qwen3.5-4B-Hybrid` vs. `Qwen3.5-4B`):** Reduces active parameters by 160M (4,045.7M / 7.54 GB vs. 4,205.8M / 7.84 GB), accelerates prefill by **1.08x–1.35x**, accelerates decoding by **1.12x–1.18x** (37.0–37.9 tok/s vs. 31.4–33.0 tok/s), shrinks short-context cache by **2.6x**, and saves **1.67 GB of Peak VRAM at 32K context (-13.0%)** (11.22 GB vs. 12.89 GB).
- **2B Scale (`BareTorch-Qwen3.5-2B-Hybrid` vs. `Qwen3.5-2B`):** Accelerates prefill by up to **1.63x** (34,169 tok/s at 4K; 27,493 tok/s at 32K), accelerates decoding by up to **1.09x** (48.1 tok/s), shrinks short-context cache by **2.3x**, and reduces 32K Peak VRAM by **310 MB** (5.87 GB vs. 6.18 GB).
- **0.8B Scale (`BareTorch-Qwen3.5-0.8B-Hybrid` vs. `Qwen3.5-0.8B`):** Reaches peak prefill throughput of **82,767 tok/s** at 2K context (**1.58x–1.63x faster**), decodes at **50.0 tok/s** (**1.13x faster**), shrinks short-context cache by **3.2x** (7.9 MB vs. 25.6 MB), and cuts 32K Peak VRAM by **1.21 GB (-31.0%)** (2.70 GB vs. 3.91 GB).

7.1 Mechanistic Analysis: Arithmetic Intensity & Roofline Bounds

To understand the hardware-level drivers behind BareTorch's inference speedup across NVIDIA GPUs, Google Cloud TPUs, and Apple Silicon, we evaluate token generation through the hardware Roofline performance model. Execution efficiency is governed by Arithmetic Intensity ($\mathcal{I}$):

$$\mathcal{I} = \frac{\text{Total Computational FLOPs}}{\text{Total Bytes Transferred from Memory}}$$

During the prompt prefill phase, batched block-parallel matrix-matrix operations within chunks of size $C = 64$ yield high arithmetic intensity ($\mathcal{I} \gg 100$), placing execution directly in the compute-bound regime where GPU Tensor Cores and TPU Systolic Arrays (MXUs) operate near peak utilization without custom C++/CUDA/Triton kernel overhead. Conversely, single-token autoregressive decoding requires sequential matrix-vector operations, causing arithmetic intensity to collapse to $\mathcal{I} \sim 1-2$ FLOPs/Byte and making decoding strictly **memory-bandwidth bound**.

Under memory-bound decoding, generation step latency (Δt_{step}) is governed by VRAM / Unified Memory bus transfer speed:

$$\Delta t_{\text{step}} \approx \frac{\text{Bytes(Weights)} + \text{Bytes(Active State)}}{\text{Memory Bandwidth}}$$

Under BareTorch's $3 \times$ CS-LRAD $\rightarrow 1 \times$ Full-Attention hybrid design, 75% of layers replace context-dependent $O(L)$ KV-caches with compact, constant-sized low-rank recurrent state updates ($S_t \in \mathbb{R}^{B \times H \times r \times d_h}$, with $r \in \{16, 32\}$). The memory read required per step for all CS-LRAD layers remains invariant to context length L:

$$\text{Bytes}_{\text{LRAD}}/\text{Step} = 2\, N_{\text{LRAD}} H\, r\, d_h\, b_{\text{elem}} \ll O(L)$$

where b_{elem} is the bytes per element. By combining a smaller parameter footprint, compact rank-r recurrent states, and single-token `lm_head` prefill slicing, BareTorch eliminates long-context activation spikes and relieves memory-bus bottlenecks across both cloud accelerators and edge devices.

8 Discussion & Conclusion

The empirical results establish a new standard for the Performance-Portability Pareto Frontier. First, our 34-run pretraining ledger and 75B-token `BareTorch-2.5B-Base` foundation study demonstrate that pure-GEMM CS-LRAD hybrids scale cleanly from scratch, outperforming 300B-token baselines while delivering **13.37x faster 32K prefill** on Google Cloud TPUs and **1.34x faster 32K prefill** with **30% lower RAM** on Apple Silicon M1. Second, our multi-stage Surgical Layerwise Up-Distillation and 4-Pillar `<think>` Dr. GRPO pipeline proves that existing pretrained foundation models (`Qwen3.5-0.8B`, `2B`, and `4B`) can be converted into kernel-free 3:1 CS-LRAD hybrids that **surpass their native teachers** on both the 10-task `lm-eval` suite (**105.0%** and **100.7%** retention) and the 5-task `<think>` generative reasoning and coding suite (**117.7%** and **103.5%** retention), while running faster and using significantly less VRAM out to 32,768 tokens.

Appendix: Empirical Benchmark Ledgers

Table 1: Complete Pretraining Execution & Convergence Ledger (Dual NVIDIA RTX 4090 Workstation, 4.2B Tokens)

Configuration ID	Mixer	L	Batch	Accum	d	Layers	Params	Val Loss	Val PPL	Tok/s
Short Context ($L = 256$) Tiny Tier Configurations										
transformer_tiny_256	Transformer	256	64	2	256	8	34.39M	3.7868	44.11	193,846
gla_tiny_256	GLA	256	64	2	256	8	33.39M	3.7244	41.44	202,841
mamba3_tiny_256	Mamba3	256	64	2	256	8	35.04M	3.6342	37.87	188,536
gdn2_tiny_256	GDN2	256	64	2	256	8	39.16M	3.4591	31.79	137,917
cs_lrad_tiny_256	CS-LRAD	256	64	2	256	8	34.45M	3.8183	45.53	179,793
ccrs_tiny_256	CCRS	256	64	2	256	8	33.40M	3.9816	53.60	175,764
Long Context ($L = 2048$) Tiny Tier Configurations										
transformer_tiny_2048	Transformer	2048	8	2	256	8	32.55M	3.7029	40.57	193,846
gla_tiny_2048	GLA	2048	8	2	256	8	33.39M	3.7278	41.59	205,500
mamba3_tiny_2048	Mamba3	2048	8	2	256	8	35.04M	3.7470	42.39	182,917
gdn2_tiny_2048	GDN2	2048	8	2	256	8	39.16M	3.3068	27.30	136,608
cs_lrad_tiny_2048	CS-LRAD	2048	8	2	256	8	34.45M	3.7096	40.84	179,687
ccrs_tiny_2048	CCRS	2048	8	2	256	8	33.40M	3.9489	51.88	174,751
cbkc_tiny_2048	CBKC	2048	8	2	256	8	33.70M	3.7779	43.72	122,714
cofe_tiny_2048	COFE	2048	8	2	256	8	33.93M	3.8994	49.37	164,437
ckts_tiny_2048	CKTS	2048	8	2	256	8	35.47M	3.7630	43.08	155,335
cs_cann_tiny_2048	CS-CANN	2048	8	2	256	8	34.50M	3.8090	41.57	175,414
cs_apex_tiny_2048	CS-APEX	2048	8	2	256	8	34.50M	3.8297	42.22	167,423
cs_hde_tiny_2048	CS-HDE	2048	8	2	256	8	34.50M	3.8264	42.57	123,177
cs_dme_tiny_2048	CS-DME	2048	8	2	256	8	34.50M	3.8394	43.11	153,409
cs_nexus_tiny_2048	CS-NEXUS	2048	8	2	256	8	34.50M	3.8513	43.62	164,329
rgda_tiny_2048	RGDA	2048	8	2	256	8	34.50M	3.6739	36.12	163,048
Small Tier ($L = 2048$) Configurations ($\sim$ 100M Params)										
transformer_small_2048	Transformer	2048	8	2	512	12	92.37M	3.1375	23.05	88,642
gla_small_2048	GLA	2048	8	2	512	12	97.24M	3.1461	23.25	78,582
mamba3_small_2048*	Mamba3	2048	8	2	512	8	87.49M	4.1617	62.13	101,443
gdn2_small_2048	GDN2	2048	8	2	512	8	101.92M	2.9355	18.83	59,210
cs_lrad_small_2048	CS-LRAD	2048	8	2	512	12	102.00M	3.1815	24.08	79,772
ccrs_small_2048	CCRS	2048	8	2	512	12	97.19M	3.3685	29.04	68,648
cbkc_small_2048	CBKC	2048	8	2	512	12	98.18M	3.1789	24.02	37,262
ckts_small_2048	CKTS	2048	8	2	512	12	109.36M	3.1660	23.71	46,932
cofe_small_2048	COFE	2048	8	2	512	12	100.15M	3.2059	24.68	51,686
Base Tier ($L = 2048$) Configurations ($\sim$ 200M Params)										
transformer_base_2048	Transformer	2048	8	2	768	16	199.90M	2.8580	17.43	35,239
gdn2_base_2048	GDN2	2048	8	2	768	10	203.55M	2.7451	15.57	32,881
cs_lrad_base_2048	CS-LRAD	2048	8	2	768	14	208.31M	2.9401	18.92	36,083
cbkc_base_2048	CBKC	2048	8	2	768	14	198.87M	2.9252	18.64	18,084

Table 2: Cross-Platform 32,768-Token Hardware Portability: `BareTorch-2.5B-Base` vs. Native `Qwen3.5-2B`

Hardware Platform	Context	BareTorch-2.5B TTFT	Qwen3.5-2B TTFT	BareTorch Decode	Qwen3.5 Decode	Key Hardware Takeaway
Google Cloud TPU v5e-1 *(BF16)*	32,768	**1.31s** (25,018 tok/s)	17.51s (1,871 tok/s)	**43.38 tok/s**	21.07 tok/s	**13.37x Faster Prefill, 2.06x Decode**
Apple MacBook Pro M1 *(MLX 4-Bit)*	32,768	**31.88s** (1,028 tok/s)	42.57s (770 tok/s)	**75.54 tok/s**	71.28 tok/s	**1.34x Faster Prefill, -1.48 GB RAM (3.52 GB)**
NVIDIA Workstation GPU *(CUDA BF16)*	32,768	**0.99s** (32,919 tok/s)	1.04s (31,365 tok/s)	**63.79 tok/s**	45.82 tok/s	**1.39x Faster Decode at 32K Context**

Table 3: Zero-Shot 10-Task `lm-evaluation-harness` Benchmark Suite: BareTorch Hybrids vs. Native `Qwen3.5` Teachers

Benchmark Task	**Metric**	**2B Scale** (`Qwen3.5-2B` → `BareTorch-2B`)				**4B Scale** (`Qwen3.5-4B` → `BareTorch-4B`)			
		Teacher	**Student**	**Δ (S−T)**	**Retention**	**Teacher**	**Student**	**Δ (S−T)**	**Retention**
ARC-Challenge	`acc_norm`	41.38%	**53.84%**	+12.46%	**130.1%**	54.01%	**63.40%**	+9.39%	**117.4%**
ARC-Easy	`acc_norm`	66.25%	**81.40%**	+15.15%	**122.9%**	75.59%	**85.73%**	+10.14%	**113.4%**
BoolQ	`acc`	71.80%	**79.88%**	+8.07%	**111.2%**	**86.18%**	85.90%	-0.28%	99.7%
HellaSwag	`acc_norm`	**62.05%**	58.19%	-3.86%	93.8%	**73.11%**	69.87%	-3.25%	95.6%
LAMBADA (OpenAI)	`acc`	**53.29%**	46.81%	-6.48%	87.8%	**64.70%**	57.31%	-7.39%	88.6%
MMLU (57 Subjects)	`acc`	**59.17%**	49.50%	-9.67%	83.7%	**74.37%**	62.35%	-12.02%	83.8%
– *MMLU Humanities*	`acc`	52.35%	43.97%	-8.37%	84.0%	65.99%	54.73%	-11.26%	82.9%
– *MMLU Other*	`acc`	63.12%	53.14%	-9.98%	84.2%	78.15%	65.92%	-12.23%	84.3%
– *MMLU Social Sciences*	`acc`	67.86%	58.04%	-9.81%	85.5%	83.78%	73.51%	-10.27%	87.7%
– *MMLU STEM*	`acc`	56.99%	45.83%	-11.16%	80.4%	73.96%	59.31%	-14.65%	80.2%
OpenBookQA	`acc_norm`	35.60%	**38.40%**	+2.80%	**107.9%**	40.60%	**42.80%**	+2.20%	**105.4%**
PIQA	`acc_norm`	72.85%	**73.83%**	+0.98%	**101.3%**	**78.40%**	77.69%	-0.71%	99.1%
SciQ	`acc_norm`	88.50%	**97.00%**	+8.50%	**109.6%**	95.50%	**97.40%**	+1.90%	**102.0%**
WinoGrande	`acc`	63.06%	**65.67%**	+2.60%	**104.1%**	69.46%	**74.74%**	+5.29%	**107.6%**
10-Task Macro Average	`mean_acc`	61.40%	**64.45%**	**+3.05%**	**105.0%**	71.19%	**71.72%**	**+0.53%**	**100.7%**

Table 4: 5-Task Generative Reasoning & Python Coding Suite: BareTorch Hybrids vs. Native `Qwen3.5` Teachers

Generative Benchmark	**Metric**	**2B Scale** (`Qwen3.5-2B` → `BareTorch-2B`)				**4B Scale** (`Qwen3.5-4B` → `BareTorch-4B`)			
		Teacher	**Student**	**Δ (S−T)**	**Retention**	**Teacher**	**Student**	**Δ (S−T)**	**Retention**
GSM8K *(<think> CoT Math)*	`exact_match`	**65.60%**	47.40%	-18.20%	72.3%	**90.20%**	73.80%	-16.40%	81.8%
MATH-500 *(<think> Boxed)*	`boxed_match`	**20.60%**	15.60%	-5.00%	75.7%	**48.60%**	33.00%	-15.60%	67.9%
GPQA-Diamond *(PhD STEM)*	`mc_think`	4.69%	**25.67%**	+20.98%	**547.6%**	2.68%	**16.52%**	+13.84%	**616.7%**
MBPP *(Python Synthesis)*	`pass@1`	1.60%	**24.20%**	+22.60%	**1512.5%**	21.00%	**36.20%**	+15.20%	**172.4%**
HumanEval *(Python Synthesis)*	`pass@1`	**15.85%**	14.63%	-1.22%	92.3%	16.46%	**25.61%**	+9.15%	**155.6%**
MBPP Syntax Validity	`ast_valid`	78.20%	**92.00%**	+13.80%	**117.6%**	85.40%	**97.00%**	+11.60%	**113.6%**
HumanEval Syntax Validity	`ast_valid`	78.66%	**79.27%**	+0.61%	**100.8%**	73.17%	**76.22%**	+3.05%	**104.2%**
5-Task Generative Average	`macro_avg`	21.67%	**25.50%**	**+3.83%**	**117.7%**	35.79%	**37.03%**	**+1.24%**	**103.5%**

Table 5: Multi-Scale Hardware Speed & Memory Footprint on NVIDIA RTX 4090 ($L = 512 \rightarrow 32,768$): Compiled BareTorch Hybrids vs. Native `Qwen3.5`

Context	Model (Compiled BareTorch vs. Native Qwen3.5)	TTFT (ms)	Prefill (tok/s)	Decode (tok/s)	Cache (MB)	Peak VRAM	Speedup / Memory Savings
Panel A: 4B Scale — `BareTorch-Qwen3.5-4B-Hybrid` (4,045.7M, $r = 32$, **Static** 7.54 **GB) vs. Native** `Qwen3.5-4B` (4,205.8**M, Static** 7.84 **GB)**							
512	**BareTorch-Qwen3.5-4B-Hybrid (r=32, Compiled)**	**39.8 ms**	**12,877 tok/s**	**37.2 tok/s**	**25.5 MB**	**7.67 GB**	**1.35x Prefill, 1.15x Decode, 2.6x Smaller Cache**
512	Qwen3.5-4B (Native)	53.5 ms	9,568 tok/s	32.3 tok/s	67.5 MB	7.97 GB	Baseline
1,024	**BareTorch-Qwen3.5-4B-Hybrid (r=32, Compiled)**	**68.4 ms**	**14,962 tok/s**	**37.9 tok/s**	**41.5 MB**	**7.67 GB**	**1.10x Prefill, 1.17x Decode, 2.0x Smaller Cache**
1,024	Qwen3.5-4B (Native)	75.4 ms	13,585 tok/s	32.5 tok/s	83.5 MB	8.05 GB	Baseline
2,048	**BareTorch-Qwen3.5-4B-Hybrid (r=32, Compiled)**	**132.5 ms**	**15,461 tok/s**	**36.9 tok/s**	**73.5 MB**	**7.78 GB**	**1.11x Prefill, 1.18x Decode, 1.6x Smaller Cache**
2,048	Qwen3.5-4B (Native)	147.0 ms	13,928 tok/s	31.4 tok/s	115.5 MB	8.20 GB	Baseline
4,096	**BareTorch-Qwen3.5-4B-Hybrid (r=32, Compiled)**	**274.9 ms**	**14,899 tok/s**	**37.1 tok/s**	**137.5 MB**	**8.01 GB**	**1.11x Prefill, 1.13x Decode, 1.3x Smaller Cache**
4,096	Qwen3.5-4B (Native)	306.0 ms	13,385 tok/s	32.7 tok/s	179.5 MB	8.52 GB	Baseline
8,192	**BareTorch-Qwen3.5-4B-Hybrid (r=32, Compiled)**	**579.8 ms**	**14,128 tok/s**	**37.3 tok/s**	**265.5 MB**	**8.47 GB**	**1.13x Prefill, 1.17x Decode, 670 MB Less VRAM**
8,192	Qwen3.5-4B (Native)	655.3 ms	12,502 tok/s	31.8 tok/s	307.5 MB	9.14 GB	Baseline
16,384	**BareTorch-Qwen3.5-4B-Hybrid (r=32, Compiled)**	**1235.8 ms**	**13,257 tok/s**	**37.0 tok/s**	**521.5 MB**	**9.38 GB**	**1.12x Prefill, 1.12x Decode, 1.01 GB Less VRAM**
16,384	Qwen3.5-4B (Native)	1389.9 ms	11,788 tok/s	32.9 tok/s	563.5 MB	10.39 GB	Baseline
32,768	**BareTorch-Qwen3.5-4B-Hybrid (r=32, Compiled)**	**2839.9 ms**	**11,538 tok/s**	**37.0 tok/s**	**1033.5 MB**	**11.22 GB**	**1.08x Prefill, 1.12x Decode, 1.67 GB Less VRAM (-13%)**
32,768	Qwen3.5-4B (Native)	3071.2 ms	10,669 tok/s	33.0 tok/s	1075.5 MB	12.89 GB	Baseline
Panel B: 2B Scale — `BareTorch-Qwen3.5-2B-Hybrid` ($r = 32$, **Compiled) vs. Native** `Qwen3.5-2B`							
512	**BareTorch-Qwen3.5-2B-Hybrid (r=32, Compiled)**	**24.4 ms**	**20,967 tok/s**	**47.6 tok/s**	**11.2 MB**	3.65 GB	**1.63x Prefill, 1.07x Decode, 2.3x Smaller Cache**
512	Qwen3.5-2B (Native)	39.9 ms	12,827 tok/s	44.5 tok/s	25.6 MB	**3.57 GB**	Baseline
1,024	**BareTorch-Qwen3.5-2B-Hybrid (r=32, Compiled)**	**31.4 ms**	**32,618 tok/s**	**47.9 tok/s**	**17.2 MB**	3.62 GB	**1.27x Prefill, 1.07x Decode, 1.8x Smaller Cache**
1,024	Qwen3.5-2B (Native)	39.8 ms	25,706 tok/s	44.8 tok/s	31.6 MB	**3.61 GB**	Baseline
2,048	**BareTorch-Qwen3.5-2B-Hybrid (r=32, Compiled)**	**61.6 ms**	**33,237 tok/s**	**47.0 tok/s**	**29.2 MB**	**3.70 GB**	**1.00x Prefill, 1.05x Decode, 1.5x Smaller Cache**
2,048	Qwen3.5-2B (Native)	61.7 ms	33,166 tok/s	44.7 tok/s	43.6 MB	3.70 GB	Baseline
4,096	**BareTorch-Qwen3.5-2B-Hybrid (r=32, Compiled)**	**119.9 ms**	**34,169 tok/s**	**47.8 tok/s**	**53.2 MB**	**3.84 GB**	**1.03x Prefill, 1.05x Decode, 1.3x Smaller Cache**
4,096	Qwen3.5-2B (Native)	123.1 ms	33,263 tok/s	45.5 tok/s	67.6 MB	3.86 GB	Baseline
8,192	**BareTorch-Qwen3.5-2B-Hybrid (r=32, Compiled)**	**253.3 ms**	**32,343 tok/s**	**47.7 tok/s**	**101.2 MB**	**4.13 GB**	**1.07x Prefill, 1.05x Decode, 1.1x Smaller Cache**
8,192	Qwen3.5-2B (Native)	271.3 ms	30,198 tok/s	45.6 tok/s	115.6 MB	4.19 GB	Baseline
16,384	**BareTorch-Qwen3.5-2B-Hybrid (r=32, Compiled)**	**534.2 ms**	**30,672 tok/s**	**48.1 tok/s**	**197.2 MB**	**4.71 GB**	**1.08x Prefill, 1.09x Decode, 140 MB Less VRAM**
16,384	Qwen3.5-2B (Native)	577.0 ms	28,395 tok/s	44.2 tok/s	211.6 MB	4.85 GB	Baseline
32,768	**BareTorch-Qwen3.5-2B-Hybrid (r=32, Compiled)**	**1191.9 ms**	**27,493 tok/s**	**46.8 tok/s**	**389.2 MB**	**5.87 GB**	**1.06x Prefill, 1.03x Decode, 310 MB Less VRAM**
32,768	Qwen3.5-2B (Native)	1262.6 ms	25,952 tok/s	45.3 tok/s	403.6 MB	6.18 GB	Baseline
Panel C: 0.8B Scale — `BareTorch-Qwen3.5-0.8B-Hybrid` ($r = 16$, **Compiled) vs. Native** `Qwen3.5-0.8B`							
512	**BareTorch-Qwen3.5-0.8B-Hybrid (r=16, Compiled)**	**23.8 ms**	**21,555 tok/s**	**49.6 tok/s**	**7.9 MB**	**1.34 GB**	**1.63x Prefill, 1.10x Decode, 3.2x Smaller Cache**
512	Qwen3.5-0.8B (Native)	38.8 ms	13,205 tok/s	44.9 tok/s	25.6 MB	1.49 GB	Baseline
2,048	**BareTorch-Qwen3.5-0.8B-Hybrid (r=16, Compiled)**	**24.7 ms**	**82,767 tok/s**	**49.7 tok/s**	**25.9 MB**	**1.34 GB**	**1.58x Prefill, 1.11x Decode, 1.7x Smaller Cache**
2,048	Qwen3.5-0.8B (Native)	39.2 ms	52,277 tok/s	44.8 tok/s	43.6 MB	1.61 GB	Baseline
8,192	**BareTorch-Qwen3.5-0.8B-Hybrid (r=16, Compiled)**	**100.4 ms**	**81,586 tok/s**	**50.0 tok/s**	**97.9 MB**	**1.61 GB**	**1.31x Prefill, 1.13x Decode, 22% Lower VRAM**
8,192	Qwen3.5-0.8B (Native)	131.9 ms	62,122 tok/s	44.3 tok/s	115.6 MB	2.07 GB	Baseline
32,768	**BareTorch-Qwen3.5-0.8B-Hybrid (r=16, Compiled)**	**587.5 ms**	**55,775 tok/s**	**49.9 tok/s**	**385.9 MB**	**2.70 GB**	**1.25x Prefill, 1.11x Decode, 1.21 GB Less VRAM (-31%)**
32,768	Qwen3.5-0.8B (Native)	731.9 ms	44,770 tok/s	45.1 tok/s	403.6 MB	3.91 GB	Baseline