```
1
   LIBRARY IEEE;
   USE IEEE.STD LOGIC 1164.ALL;
3
4
   ENTITY GEN SLEFT IS
       PORT ( DATA1_IN : IN STD LOGIC VECTOR(31 DOWNTO 0) :=
5
       "000000000000000000001000000000";
             RESULT : OUT STD LOGIC VECTOR (31 DOWNTO 0) :=
6
             "000000000000000000000000000000000");-- OVERFLOW
7
    END GEN SLEFT;
8
9
   ARCHITECTURE BEHAVIORAL OF GEN SLEFT IS
10
    11
12
13
   BEGIN
14
   GEN :
15
16
    FOR N IN 0 TO 31 GENERATE
17
      OTHER :
18
       ENTITY WORK. SLEFT (BEHAVIOR)
19
        PORT MAP(A => DATA1 IN(N), S => HOLDER(N + 1));
20 END GENERATE GEN;
21
22
   RESULT (31 DOWNTO 0) <= HOLDER (31 DOWNTO 0);
23 END BEHAVIORAL;
```