```
1 LIBRARY IEEE;
2 USE IEEE.STD LOGIC 1164.ALL;
3
4
  ENTITY GEN ALEFT IS
       PORT ( DATA1 IN : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
5
           RESULT : OUT STD_LOGIC VECTOR(31 DOWNTO 0));-- OVERFLOW
6
7
  END GEN ALEFT;
8
9 ARCHITECTURE BEHAVIORAL OF GEN_ALEFT IS
10
    11
12
13 BEGIN
14
15
   GEN :
16
    FOR N IN 0 TO 31 GENERATE
17
     OTHER :
    ENTITY WORK. SLEFT (BEHAVIOR)
18
19
      PORT MAP(A => DATA1 IN(N), S => HOLDER(N + 1));
20 END GENERATE GEN;
21
   --
22 RESULT (31 DOWNTO 0) <= HOLDER (31 DOWNTO 0);
RESULT (31) <= HOLDER (30);
24 END BEHAVIORAL;
```