```
LIBRARY IEEE;
1
2
    USE IEEE.STD LOGIC 1164.ALL;
3
4
    ENTITY GEN ADD SUB IS
5
       PORT ( DATA1 IN : IN STD LOGIC VECTOR(31 DOWNTO 0) :=
       "000000000000000000000000000000000";
6
             DATA2 IN : IN STD LOGIC VECTOR (31 DOWNTO 0) :=
             7
                    : OUT STD LOGIC VECTOR (31 DOWNTO 0) :=
             RESULT
             "000000000000000000000000000000000";
8
                     : OUT STD LOGIC := '0';
                                             -- CARR/BORROW
                     : IN STD LOGIC := '0';
                                             -- 0 = ADD, 1 = SUB
9
                     : OUT STD LOGIC := '0';
             7.
                                             -- ZERO FLAG
                     : OUT STD LOGIC := '0'); -- OVERFLOW
11
             7.7
12
    END GEN ADD SUB;
13
14
    ARCHITECTURE BEHAVIORAL OF GEN ADD SUB IS
15
16
     17
     18
19
   BEGIN
20
21
    LSB :
22
      ENTITY WORK.ADD SUB (BEHAVIOR)
      PORT MAP(A \Rightarrow DATA1 IN(0), B \Rightarrow DATA2 IN(0), S \Rightarrow BUFF(0), CI \Rightarrow OP, CO \Rightarrow
23
      CARRYOUT (0));
      RESULT (0) <= BUFF (0);
24
25
    GEN :
26
27
      FOR N IN 1 TO 30 GENERATE
28
        OTHER : ENTITY WORK.ADD SUB (BEHAVIOR)
29
          PORT MAP (A => DATA1 IN(N), B => DATA2 IN(N), S => RESULT(N), CI => CARRYOUT(N -
          1),
30
                 CO => CARRYOUT(N));
31
     END GENERATE GEN;
32
33
    MSB :
34
      ENTITY WORK.ADD SUB (BEHAVIOR)
35
      PORT MAP (A \Rightarrow DATA1 IN(31), B \Rightarrow DATA2 IN(31), S \Rightarrow RESULT(31), CI \Rightarrow CARRYOUT(30),
36
             CO \Rightarrow CARRYOUT (31));
37
     --
    C <= CARRYOUT(31);</pre>
38
39
    V <= CARRYOUT(31) XOR CARRYOUT(30);</pre>
     40
         41
42
   END BEHAVIORAL;
```

43