```
LIBRARY ieee ;
    USE ieee.std logic 1164.all ;
3
5
    ENTITY gen add sub tb IS
    END ;
6
7
8
    ARCHITECTURE gen add sub tb arch OF gen add sub tb IS
9
      TYPE EN ARRAY IS ARRAY (1 TO 4) OF STD LOGIC;
10
      TYPE DATAARRAY IS ARRAY (1 TO 4) OF STD LOGIC VECTOR (31 DOWNTO 0);
11
12
      CONSTANT DELAY : time := 10 ns;
13
      CONSTANT OP IN : EN ARRAY := ('1','1','1','1');
14
                    15
      CONSTANT D1 IN
      "00000000\overline{0}00000000000000000000",
                                     16
                                     "10000000000000000000000000000000000");
17
                    18
      CONSTANT D2 IN
      "000000000000000000000000000000000",
19
                                     "01000000000000000000000000000000",
                                     "01000000000000000000000000000000000");
20
21
22
23
24
      SIGNAL DATA1 IN : std logic vector (31 downto 0) :=
      "0000000000000000000000000000000000;
2.5
               : STD LOGIC := '0'
      SIGNAL V
                     : STD LOGIC := '0'
26
      SIGNAL Z
      SIGNAL DATA2 IN : std logic vector (31 downto 0) :=
27
      "000000000000000000000000000000000";
                     : STD LOGIC := '1'
      SIGNAL OP
28
                      : STD LOGIC := '0'
29
      SIGNAL C
                   : std logic_vector (31 downto 0) :=
30
      SIGNAL RESULT
      31
32
      COMPONENT GEN ADD SUB
33
        PORT (
34
         DATA1 IN : in std logic vector (31 downto 0) ;
35
         V : out STD LOGIC ;
36
          Z : out STD LOGIC ;
37
         DATA2 IN : in std logic vector (31 downto 0) ;
38
         OP : in STD LOGIC ;
39
          C : out STD LOGIC ;
40
         RESULT : out std logic vector (31 downto 0) );
41
      END COMPONENT ;
42
43
   BEGIN
44
45 TEST : PROCESS
46
       variable i : integer := 1;
47
        BEGIN
         FOR i IN 1 TO 4 LOOP
49
           DATA1 IN <= D1 IN(i);
           DATA2_IN \leftarrow D2 IN(i);
50
51
           OΡ
                 <= OP IN(i);
52
           wait for (DELAY/2);
53
54
         end loop;
55
         wait;
56
        end process TEST;
57
58
      DUT : GEN ADD SUB
59
60
        PORT MAP (
         DATA1 IN
61
                  => DATA1_IN ,
         V = \overline{>} V
62
```