```
LIBRARY IEEE;
    USE IEEE.STD_LOGIC 1164.ALL;
 2
 3
 4
     ENTITY GEN OR IS
 5
         PORT ( DATA1 IN : IN STD LOGIC VECTOR(31 DOWNTO 0) :=
         "00000000000000000000000000000000";
                DATA2 IN : IN STD LOGIC VECTOR (31 DOWNTO 0) :=
 6
                "0000\overline{0}000000000000\overline{0}00000\overline{0}0000000";
 7
                RESULT : OUT STD LOGIC VECTOR (31 DOWNTO 0) :=
                "00000000000000000000000000000000000");
8
     END GEN OR;
9
10
    ARCHITECTURE BEHAVIORAL OF GEN OR IS
11
12
     GEN : FOR N IN 0 TO 31 GENERATE
13
        OTHER : ENTITY WORK.BITOR (BEHAVIOR)
14
        PORT MAP(A => DATA1_IN(N), B => DATA2_IN(N), S => RESULT(N));
15
     END GENERATE GEN;
16 END BEHAVIORAL;
17
```