```
LIBRARY ieee;
     USE ieee.std logic 1164.all;
 3
 4
     ENTITY add sub tb IS
 5
 6
 7
     ARCHITECTURE add sub tb arch OF add sub tb IS
8
9
        TYPE EN ARRAY IS ARRAY (1 TO 8) OF STD LOGIC;
10
       SIGNAL CI : STD_LOGIC := 'U';
SIGNAL A : STD_LOGIC := 'U';
SIGNAL CO : STD_LOGIC := 'U';
11
12
13
        SIGNAL B
SIGNAL S
                         : STD LOGIC := 'U';
14
15
                        : STD LOGIC := 'U';
16
17
        CONSTANT DELAY: time := 10 ns;
18
        CONSTANT A_IN : EN_ARRAY := ('0', '1', '0', '1', '0', '1', '0', '1');

CONSTANT B_IN : EN_ARRAY := ('0', '0', '1', '1', '0', '0', '1', '1');

CONSTANT CI_IN : EN_ARRAY := ('0', '0', '0', '0', '1', '1', '1', '1');
19
20
21
22
23
24
        COMPONENT ADD SUB
25
          PORT (
26
            CI : in STD LOGIC;
             A : in STD LOGIC;
27
             CO : out STD_LOGIC;
28
             B : in STD LOGIC;
29
30
            S : out STD LOGIC);
31
        END COMPONENT;
32
33 BEGIN
        TEST : PROCESS
34
35
          variable i : integer := 1;
          BEGIN
36
             FOR i IN 1 TO 8 LOOP
37
38
              A <= A_IN(i);
B <= B_IN(i);
39
40
              CI <= CI IN(i);
41
               wait for DELAY;
42
             end loop;
43
             -- wait;
44
          end process TEST;
45
        DUT : ADD SUB
46
47
        PORT MAP (CI => CI, A => A, CO => CO, B => B, S => S) ;
48
49
    END ;
50
51
```