```
library IEEE;
          use IEEE.std logic 1164.all;
  3
          use IEEE.numeric std.all;
          entity top level tb is
  6
          end entity;
  7
  8
          architecture behavior of top level tb is
 9
              constant TIME DELAY : time := 10 ns;
10
              constant NUM VALS : integer := 26;
11
12
              type RegWr array is array
                                                                         (0 to (NUM VALS - 1)) of std logic;
13
                                                                         (0 to (NUM VALS - 1)) of std logic vector (4 downto 0);
              type Rd array is array
14
                                                                         (0 to (NUM VALS - 1)) of std logic vector (4 downto 0);
              type Rs array is array
                                                                         (0 to (NUM VALS - 1)) of std_logic_vector(4 downto 0);
15
              type Rt array is array
                                                                         (0 to (NUM_VALS - 1)) of std_logic_vector(2 downto 0);
16
              type ALUctr array is array
17
                                                                         (0 to (NUM_VALS - 1)) of std_logic;
              type Zero array is array
18
              type Overflow array is array(0 to (NUM VALS - 1)) of std logic;
19
              type Carryout_array is array(0 to (NUM_VALS - 1)) of std logic;
20
              type Result array is array (0 to (NUM VALS - 1)) of std logic vector(31 downto 0);
21
22
              -- Expected input and output data.
23
              constant RegWr vals : RegWr array :=
               ('0','1','0','\\overline{\pi'},'1','0\\overline{\pi'},'1','0','1','0','1','0','1','0','1','0','1','0','1','0','1
               ','0','1','0','1');
24
              constant Rd vals : Rd array :=
               ("00011","00011","00011","00011","00011","00011","00111","00111","00111","00100","00100","00101
              ","00101","00110","00110","00111","00111","01000","01000","010001","010001","01001","01010","01010
              0","01011","01011","01100","01100");
25
              constant Rs vals : Rs array :=
               ("00001","0\overline{0}001","000\overline{0}1","00001","00001","00001","00111","00111","00111","00010","00010","000111","000111","000111","000111","000111","000111","000111","000111","000111","000111","000111","000111","000111","000111","000111","000111","000111","000111","000111","000111","000111","000111","000111","000111","000111","000111","000111","000111","000111","000111","000111","000111","000111","000111","000111","000111","000111","000111","000111","000111","000111","000111","000111","000111","000111","000111","000111","000111","000111","000111","000111","000111","000111","000111","000111","000111","000111","000111","000111","000111","000111","000111","000111","000111","000111","000111","000111","000111","000111","000111","000111","000111","000111","000111","000111","000111","000111","000111","000111","000111","000111","000111","000111","000111","000111","000111","000111","000111","000111","000111","000111","000111","000111","000111","000111","000111","000111","000111","000111","000111","000111","000111","0001111","000111","000111","000111","000111","000111","000111","0001111","000111","000111","000111","000111","000111","000111","000111","000111","000111","000111","000111","000111","000111","000111","000111","000111","000111","000111","000111","000111","000111","000111","000111","000111","000111","000111","000111","000111","000111","000111","000111","000111","000111","000111","000111","000111","000111","000111","000111","000111","000111","000111","000111","000111","000111","000111","000111","000111","000111","000111","000111","000111",000111",000111",000111",000111",000111",000111",000111",000111",000111",000111",000111",000111",000111",000111",000111",000111",000111",000111",000111",000111",000111",000111",000111",000111",000111",000111",000111",000111",000111",000111",000111",000111",000111",000111",000111",000111",000111",000111",000111",000111",000111",000111",000111",000111",000111",000111",000111",000111",000111",000111",000111",000111",000111",000111",000111",000111",000111",000111",000111",000111",000111",0
              ","00011","00101","00101","00110","00110","00011","00011","01000","01000","0110","0011
              0","01000","01000","01000","01000");
26
              constant Rt vals : Rt array :=
               ("00010","0\overline{0}010","000\overline{1}0","00010","00010","00010","00111","00111","00011","00011","00100011","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","00111","0011","00111","00111","00111","00111","00111","00111","00111","0011","0011","0011","0011"
              ","00100","00101","00101","00101","00101","00101","00101","00101","00101","00101","00111","0011
              1","01000","01000","01000","01000");
              constant ALUctr_vals : ALUctr_array := ("011", "011", "000", "000", "001",
2.7
              "001","000","000","010","010","010","000","100","100","110","110","111","111","101","10
              1","000","000","000","000","001","001");
28
              constant Zero vals : Zero array :=
               ','1','1','1','1');
29
              constant Overflow vals : Overflow array :=
               ','0','0','0','0');
30
              constant Carryout vals : Carryout array :=
               ','1','1','1','1');
              31
                                                                                                  "00000000000000000000000000000000000011",
32
                                                                                                  "000000000000000000000000000000000000011",
33
                                                                                                  "000000000000000000000000000000000000011",
34
                                                                                                  "1111111111111111111111111111111111111",
35
                                                                                                  "1111111111111111111111111111111111",
36
                                                                                                  "0000000000000000000000000000000",
37
38
                                                                                                  "0000000000000000000000000000000000000
39
                                                                                                  40
                                                                                                  41
                                                                                                  42
                                                                                                  43
                                                                                                  44
45
                                                                                                  46
                                                                                                  "11111111111111111111111111111111111",
47
                                                                                                  "111111111111111111111111111111111",
48
                                                                                                  "011111111111111111111111111111111111
49
50
                                                                                                  "011111111111111111111111111111111111",
```

```
51
 52
                                          53
                                          54
                                          55
                                          56
                                          57
 58
       --signal clk sig : std logic := '0';
59
       signal RegWr sig : std logic;
 60
       signal Rd sig : std logic vector(4 downto 0);
 61
       signal Rs sig : std logic vector(4 downto 0);
 62
       signal Rt sig : std logic vector(4 downto 0);
 63
       signal ALUctr sig : std logic vector(2 downto 0);
 64
       signal Zero sig : std logic;
 65
       signal Overflow sig : std logic;
 66
       signal Carryout sig : std logic;
       67
 68
 69
     begin
70
71
       DUT : entity work.top level(simple)
72
        port map(--clk => clk siq,
73
                RegWr => RegWr sig,
                Rd => Rd_sig,
 74
 75
                Rs => Rs_sig,
 76
                Rt => Rt sig,
                ALUctr => ALUctr sig,
 77
 78
                Zero => Zero sig,
 79
                Overflow => Overflow sig,
 80
                Carryout => Carryout sig,
 81
                Result => Result sig);
 82
83
84
       stimulus : process
85
      begin
86
        for i in 0 to (NUM VALS - 1) loop
87
          RegWr sig <= RegWr vals(i);</pre>
 88
          Rd sig <= Rd vals(i);
 89
          Rs_sig <= Rs_vals(i);</pre>
 90
          Rt sig <= Rt vals(i);</pre>
 91
          ALUctr sig <= ALUctr vals(i);
92
          wait for TIME DELAY;
93
        end loop;
94
        wait;
95
       end process stimulus;
96
97
       monitor : process
98
        variable i : integer := 0;
99
      begin
100
        wait for TIME DELAY/4;
101
        while (i < NUM VALS) loop
102
          assert RegWr sig = RegWr vals(i)
103
            report "RegWr value is incorrect."
104
            severity note;
105
106
          assert Rd_sig = Rd_vals(i)
107
            report "Rd value is incorrect."
108
            severity note;
109
          assert Rs sig = Rs_vals(i)
110
111
            report "Rs value is incorrect."
112
            severity note;
113
114
          assert Rt sig = Rt vals(i)
115
            report "Rt value is incorrect."
116
            severity note;
117
118
          assert ALUctr sig = ALUctr vals(i)
119
            report "ALUctr value is incorrect."
```

```
120
             severity note;
121
122
           wait for TIME DELAY/2;
123
           assert Zero sig = Zero vals(i)
124
            report "Zero value is incorrect."
125
126
             severity note;
127
128
           assert Overflow sig = Overflow vals(i)
129
             report "Overflow value is incorrect."
130
             severity note;
131
132
           assert Carryout sig = Carryout vals(i)
133
             report "Carryout value is incorrect."
134
             severity note;
135
136
          assert Result_sig = Result_vals(i)
137
             report "Results value is incorrect."
138
            severity note;
139
140
           i := i + 1;
141
           wait for TIME DELAY/2;
142
         end loop;
143
         wait;
144
      end process monitor;
145
146 end behavior;
147
```