

```
1  LIBRARY IEEE;
2  USE IEEE.STD_LOGIC_1164.ALL;
3
4  ENTITY ADD_SUB IS
5      PORT (
6          A : IN STD_LOGIC := 'U';
7          B : IN STD_LOGIC := 'U';
8          CI : IN STD_LOGIC := 'U';
9          S : OUT STD_LOGIC := 'U';
10         CO : OUT STD_LOGIC := 'U');
11 END ADD_SUB;
12
13 ARCHITECTURE BEHAVIOR OF ADD_SUB IS
14
15     BEGIN
16         S <= (A XOR B XOR CI);
17         CO <= (A AND B) OR ((A OR B) AND CI);
18 END BEHAVIOR;
19
20
21
22
```