```
LIBRARY IEEE;
     USE IEEE.STD LOGIC 1164.ALL;
    ENTITY ALU IS
        PORT (
         ALUOP : IN STD_LOGIC_VECTOR(2 DOWNTO 0);-- := "111";
 6
         DATA1 : IN STD_LOGIC_VECTOR(31 DOWNTO 0);-- := "100000111000000001110000000011";
 7
         DATA2 : IN STD LOGIC VECTOR(31 DOWNTO 0); -- := "0000000110010000000110000000001";
 8
9
         RESULT : OUT STD LOGIC VECTOR (31 DOWNTO 0) := "00000000000000000000000000000000";
10
         ZERO : OUT STD LOGIC := '0';
         CARRY : OUT STD LOGIC := '0';
11
12
         OVER : OUT STD LOGIC := '0');
13 END ALU;
14
15
   ARCHITECTURE STRUCTURAL OF ALU IS
16
         SIGNAL AND BUFFER : STD LOGIC VECTOR (31 DOWNTO 0);
         SIGNAL SRL_BUFFER : STD_LOGIC_VECTOR(31 DOWNTO 0);
17
         SIGNAL SRA_BUFFER : STD_LOGIC_VECTOR(31 DOWNTO 0);
18
19
         SIGNAL SLL BUFFER : STD LOGIC VECTOR (31 DOWNTO 0);
20
        SIGNAL OOR BUFFER : STD LOGIC VECTOR (31 DOWNTO 0);
21
        SIGNAL ADD BUFFER : STD LOGIC VECTOR (31 DOWNTO 0);
        SIGNAL SUB BUFFER : STD LOGIC VECTOR (31 DOWNTO 0);
23
        SIGNAL DATA2 1COMP : STD LOGIC VECTOR (31 DOWNTO 0);
24
        SIGNAL CLK : STD LOGIC := '0';
25
         SIGNAL CARRY ADD : STD LOGIC := '0';
        SIGNAL CARRY_SUB : STD_LOGIC := '0';
SIGNAL ZERO_ADD : STD_LOGIC := '0';
SIGNAL ZERO_SUB : STD_LOGIC := '0';
SIGNAL OVER_SUB : STD_LOGIC := '0';
SIGNAL OVER_ADD : STD_LOGIC := '0';
26
27
28
29
30
31 BEGIN
32
33
      DATA2 1COMP <= NOT DATA2;
34
35
      SHIFT LEFT LOGICAL :
36
         ENTITY WORK.GEN SLEFT (BEHAVIORAL)
37
         PORT MAP(DATA1 IN => DATA1, RESULT => SLL BUFFER);
38
39
      SHIFT RIGHT ARITHMATIC :
40
       ENTITY WORK.GEN ARIGHT (BEHAVIORAL)
41
         PORT MAP(DATA1 IN => DATA1, RESULT => SRA BUFFER);
42
      SHIFT RIGHT LOGICAL :
         ENTITY WORK.GEN RLEFT (BEHAVIORAL)
45
         PORT MAP (DATA1 IN => DATA1, RESULT => SRL BUFFER);
46
47
      ANDDER :
48
        ENTITY WORK.GEN AND (BEHAVIORAL)
49
         PORT MAP(DATA1 IN => DATA1, DATA2 IN => DATA2, RESULT => AND BUFFER);
50
51
      ORRER :
52
         ENTITY WORK.GEN OR (BEHAVIORAL)
53
         PORT MAP (DATA1 IN => DATA1, DATA2 IN => DATA2, RESULT => OOR BUFFER);
54
55
      ADDER :
56
         ENTITY WORK.GEN ADD SUB (BEHAVIORAL)
57
         PORT MAP (DATA1 IN => DATA1, DATA2 IN => DATA2, RESULT => ADD BUFFER,
58
                   C => CARRY ADD, OP => '0', Z => ZERO ADD, V => OVER ADD);
59
60
       SUBBER :
61
         ENTITY WORK.GEN ADD SUB (BEHAVIORAL)
         PORT MAP (DATA1 IN => DATA1, DATA2 IN => DATA2 1COMP, RESULT => SUB BUFFER,
62
63
                   C => CARRY SUB, OP => '1', Z => ZERO SUB, V => OVER SUB);
64
65
      ALUMUX :
        ENTITY WORK.ALUMUX (STRUCTURAL)
67
         PORT MAP (
68
         ALUOP IN
                         => ALUOP,
         AND BUFFER IN => AND BUFFER,
69
```

```
70
         SRL BUFFER IN => SRL BUFFER,
71
         SRA BUFFER IN => SRA BUFFER,
72
         SLL_BUFFER_IN => SLL_BUFFER,
        OOR_BUFFER_IN
ADD_BUFFER_IN
73
                       => OOR BUFFER,
74
                       => ADD BUFFER,
75
         SUB_BUFFER_IN => SUB_BUFFER,
76
         CARRY_ADD_IN
                       => CARRY ADD,
77
         CARRY SUB IN
                       => CARRY SUB,
         ZERO ADD IN
                       => ZERO ADD,
78
79
         ZERO SUB IN
                       => ZERO SUB,
80
         OVER SUB IN
                      => OVER SUB,
81
        OVER ADD IN
                       => OVER ADD,
                       => CLK,
        CLOCK IN
82
        RESULT MUX
                       => RESULT,
83
                       => ZERO,
84
         ZERO MUX
         CARRY MUX
85
                       => CARRY,
86
        OVER_MUX
                       => OVER);
87
88
        CLOCK:
89
          PROCESS
90
            BEGIN
91
               WHILE 1 = 1 LOOP
92
                CLK <= NOT CLK;
93
                 WAIT FOR 0.5 NS;
94
               END LOOP;
95
        END PROCESS CLOCK;
96 END STRUCTURAL;
```