```
1 LIBRARY IEEE;
2 USE IEEE.STD LOGIC 1164.ALL;
3
4
  ENTITY GEN RLEFT IS
     5
6
7
  END GEN_RLEFT;
8
9 ARCHITECTURE BEHAVIORAL OF GEN RLEFT IS
10
   11
12
13 BEGIN
14
15
  GEN :
16
   FOR N IN 31 DOWNTO 1 GENERATE
17
     OTHER :
    ENTITY WORK. SLEFT (BEHAVIOR)
18
19
     PORT MAP(A => DATA1 IN(N), S => HOLDER(N));
20 END GENERATE GEN;
21
   ___
22
  RESULT (31 DOWNTO 0) <= HOLDER (32 DOWNTO 1);
23 END BEHAVIORAL;
```