```
LIBRARY IEEE;
   USE IEEE.STD LOGIC 1164.ALL;
3
4
   ENTITY GEN ARIGHT IS
5
       PORT ( DATA1 IN : IN STD LOGIC VECTOR(31 DOWNTO 0) :=
       RESULT : OUT STD LOGIC VECTOR (31 DOWNTO 0) :=
6
             "00000000000000000\overline{0}00000\overline{0}0000000");
7
    END GEN ARIGHT;
8
9
   ARCHITECTURE BEHAVIORAL OF GEN ARIGHT IS
10
    11
12
13
   BEGIN
14
   GEN :
15
16
    FOR N IN 31 DOWNTO 1 GENERATE
17
      OTHER :
18
       ENTITY WORK.SLEFT (BEHAVIOR)
19
        PORT MAP(A => DATA1 IN(N), S => HOLDER(N));
20 END GENERATE GEN;
21
22
   RESULT (30 DOWNTO 0) <= HOLDER (31 DOWNTO 1);
23
   RESULT (31) \leftarrow HOLDER(31);
24 END BEHAVIORAL;
```