

```
1  LIBRARY IEEE;
2  USE IEEE.STD_LOGIC_1164.ALL;
3
4  ENTITY GEN_OR IS
5      PORT ( DATA1_IN : IN STD_LOGIC_VECTOR(31 DOWNT0 0) :=
        "00000000000000000000000000000000";
6          DATA2_IN : IN STD_LOGIC_VECTOR(31 DOWNT0 0) :=
        "00000000000000000000000000000000";
7          RESULT : OUT STD_LOGIC_VECTOR(31 DOWNT0 0) :=
        "00000000000000000000000000000000");
8  END GEN_OR;
9
10 ARCHITECTURE BEHAVIORAL OF GEN_OR IS
11 BEGIN
12     GEN : FOR N IN 0 TO 31 GENERATE
13         OTHER : ENTITY WORK.BITOR(BEHAVIOR)
14             PORT MAP(A => DATA1_IN(N), B => DATA2_IN(N), S => RESULT(N));
15     END GENERATE GEN;
16 END BEHAVIORAL;
17
```