

```

1  LIBRARY IEEE;
2  USE IEEE.STD_LOGIC_1164.ALL;
3
4  ENTITY ALU IS
5      PORT (
6          ALUOP   : IN STD_LOGIC_VECTOR(2 DOWNTO 0); -- := "111";
7          DATA1  : IN STD_LOGIC_VECTOR(31 DOWNTO 0); -- := "1000001111000000000111000000000011";
8          DATA2  : IN STD_LOGIC_VECTOR(31 DOWNTO 0); -- := "00000001100100000001100000000001";
9          RESULT  : OUT STD_LOGIC_VECTOR(31 DOWNTO 0) := "00000000000000000000000000000000";
10         ZERO    : OUT STD_LOGIC := '0';
11         CARRY   : OUT STD_LOGIC := '0';
12         OVER    : OUT STD_LOGIC := '0');
13 END ALU;
14
15 ARCHITECTURE STRUCTURAL OF ALU IS
16     SIGNAL AND_BUFFER : STD_LOGIC_VECTOR(31 DOWNTO 0);
17     SIGNAL SRL_BUFFER : STD_LOGIC_VECTOR(31 DOWNTO 0);
18     SIGNAL SRA_BUFFER : STD_LOGIC_VECTOR(31 DOWNTO 0);
19     SIGNAL SLL_BUFFER : STD_LOGIC_VECTOR(31 DOWNTO 0);
20     SIGNAL OOR_BUFFER : STD_LOGIC_VECTOR(31 DOWNTO 0);
21     SIGNAL ADD_BUFFER : STD_LOGIC_VECTOR(31 DOWNTO 0);
22     SIGNAL SUB_BUFFER : STD_LOGIC_VECTOR(31 DOWNTO 0);
23     SIGNAL DATA2_1COMP : STD_LOGIC_VECTOR(31 DOWNTO 0);
24     SIGNAL CLK          : STD_LOGIC := '0';
25     SIGNAL CARRY_ADD    : STD_LOGIC := '0';
26     SIGNAL CARRY_SUB    : STD_LOGIC := '0';
27     SIGNAL ZERO_ADD     : STD_LOGIC := '0';
28     SIGNAL ZERO_SUB     : STD_LOGIC := '0';
29     SIGNAL OVER_SUB     : STD_LOGIC := '0';
30     SIGNAL OVER_ADD     : STD_LOGIC := '0';
31 BEGIN
32
33     DATA2_1COMP <= NOT DATA2;
34     --
35     SHIFT_LEFT_LOGICAL :
36     ENTITY WORK.GEN_SLEFT(BEHAVIORAL)
37     PORT MAP(DATA1_IN => DATA1, RESULT => SLL_BUFFER);
38     --
39     SHIFT_RIGHT_ARITHMETIC :
40     ENTITY WORK.GEN_ARIGHT(BEHAVIORAL)
41     PORT MAP(DATA1_IN => DATA1, RESULT => SRA_BUFFER);
42     --
43     SHIFT_RIGHT_LOGICAL :
44     ENTITY WORK.GEN_RLEFT(BEHAVIORAL)
45     PORT MAP(DATA1_IN => DATA1, RESULT => SRL_BUFFER);
46     --
47     ANDDER :
48     ENTITY WORK.GEN_AND(BEHAVIORAL)
49     PORT MAP(DATA1_IN => DATA1, DATA2_IN => DATA2, RESULT => AND_BUFFER);
50     --
51     ORRER :
52     ENTITY WORK.GEN_OR(BEHAVIORAL)
53     PORT MAP(DATA1_IN => DATA1, DATA2_IN => DATA2, RESULT => OOR_BUFFER);
54     --
55     ADDER :
56     ENTITY WORK.GEN_ADD_SUB(BEHAVIORAL)
57     PORT MAP(DATA1_IN => DATA1, DATA2_IN => DATA2, RESULT => ADD_BUFFER,
58              C => CARRY_ADD, OP => '0', Z => ZERO_ADD, V => OVER_ADD);
59     --
60     SUBBER :
61     ENTITY WORK.GEN_ADD_SUB(BEHAVIORAL)
62     PORT MAP(DATA1_IN => DATA1, DATA2_IN => DATA2_1COMP, RESULT => SUB_BUFFER,
63              C => CARRY_SUB, OP => '1', Z => ZERO_SUB, V => OVER_SUB);
64     --
65     ALUMUX :
66     ENTITY WORK.ALUMUX(STRUCTURAL)
67     PORT MAP (
68         ALUOP_IN      => ALUOP,
69         AND_BUFFER_IN => AND_BUFFER,

```

```

70     SRL_BUFFER_IN  => SRL_BUFFER,
71     SRA_BUFFER_IN  => SRA_BUFFER,
72     SLL_BUFFER_IN  => SLL_BUFFER,
73     OOR_BUFFER_IN  => OOR_BUFFER,
74     ADD_BUFFER_IN  => ADD_BUFFER,
75     SUB_BUFFER_IN  => SUB_BUFFER,
76     CARRY_ADD_IN   => CARRY_ADD,
77     CARRY_SUB_IN   => CARRY_SUB,
78     ZERO_ADD_IN    => ZERO_ADD,
79     ZERO_SUB_IN    => ZERO_SUB,
80     OVER_SUB_IN    => OVER_SUB,
81     OVER_ADD_IN    => OVER_ADD,
82     CLOCK_IN       => CLK,
83     RESULT_MUX     => RESULT,
84     ZERO_MUX       => ZERO,
85     CARRY_MUX      => CARRY,
86     OVER_MUX       => OVER);
87 --
88     CLOCK:
89         PROCESS
90             BEGIN
91                 WHILE 1 = 1 LOOP
92                     CLK <= NOT CLK;
93                     WAIT FOR 0.5 NS;
94                 END LOOP;
95             END PROCESS CLOCK;
96 END STRUCTURAL;

```