```
library IEEE;
 use IEEE.std logic 1164.all;
3
 USE ieee.numeric std.ALL;
4
5
 ENTITY Register File is
6
  PORT (
7
   RegWrite : IN std logic := '0';
8
     : IN STD LOGIC VECTOR (4 DOWNTO 0) := "00000";
9
      : IN STD LOGIC VECTOR(4 DOWNTO 0) := "00000";
10
      : IN STD LOGIC VECTOR (4 DOWNTO 0) := "00000";
   WriteData: IN STD LOGIC VECTOR (31 DOWNTO 0) :=
11
   "0000000000000000000000000000000";
   ReadData1: OUT STD LOGIC VECTOR (31 DOWNTO 0) :=
12
   "00000000000000000000000000000000";
13
   14
   );
15
 END Register File;
16
17
 ARCHITECTURE behavior OF Register File IS
18
19
  20
  21
  22
  23
         VECTOR (31 DOWNTO 0):= "000000000000000000000000000000000";
24
  signal R5 : STD_LOGIC_
  25
  26
27
  28
  29
  30
  31
  32
  33
34
  35
36
  37
  38
  39
  40
  41
42
  43
  44
  45
  46
  47
  48
49
  50
  signal R31 : STD LOGIC VECTOR(31 DOWNTO 0):= "000000000000000000000000000000000";
51
52
  signal CLK : STD LOGIC := '0';
53
54
  BEGIN
55
56
  CLOCK: PROCESS
57
   BEGIN
58
     WHILE 1 = 1 LOOP
59
      CLK <= NOT CLK;
60
     WAIT FOR 0.5 NS;
61
     END LOOP;
62
   END PROCESS CLOCK;
63
  PROCESS (CLK)
64
65
   BEGIN
   if (CLK = '1') Then
66
67
    case to_integer(unsigned(RegS)) is
```

```
68
                       when 0 \Rightarrow
 69
                          ReadData1 <= R0;</pre>
 70
                       when 1 \Rightarrow
 71
                          ReadData1 <= R1;</pre>
 72
                       when 2 \Rightarrow
                          ReadData1 <= R2;</pre>
 73
 74
                       when 3 \Rightarrow
 75
                          ReadData1 <= R3;</pre>
 76
                       when 4 \Rightarrow
 77
                          ReadData1 <= R4;
 78
                       when 5 \Rightarrow
 79
                          ReadData1 <= R5;
 80
                       when 6 \Rightarrow
 81
                          ReadData1 <= R6;
 82
                       when 7 \Rightarrow
 83
                          ReadData1 <= R7;
 84
                       when 8 \Rightarrow
 85
                          ReadData1 <= R8;</pre>
 86
                       when 9 \Rightarrow
 87
                          ReadData1 <= R9;
 88
                       when 10 \Rightarrow
 89
                          ReadData1 <= R10;
 90
                       when 11 \Rightarrow
 91
                          ReadData1 <= R11;</pre>
 92
                       when 12 =>
                          ReadData1 <= R12;</pre>
 93
 94
                       when 13 \Rightarrow
 95
                          ReadData1 <= R13;
                       when 14 =>
 96
 97
                          ReadData1 <= R14;</pre>
 98
                       when 15 =>
 99
                          ReadData1 <= R15;</pre>
100
                       when 16 \Rightarrow
                          ReadData1 <= R16;
101
102
                       when 17 \Rightarrow
103
                          ReadData1 <= R17;
104
                       when 18 \Rightarrow
105
                          ReadData1 <= R18;
106
                       when 19 \Rightarrow
107
                          ReadData1 <= R19;
108
                       when 20 =>
109
                          ReadData1 <= R20;</pre>
110
                       when 21 =>
111
                          ReadData1 <= R21;
112
                       when 22 =>
                          ReadData1 <= R22;</pre>
113
114
                       when 23 =>
115
                          ReadData1 <= R23;
116
                       when 24 =>
117
                          ReadData1 <= R24;
118
                       when 25 =>
119
                          ReadData1 <= R25;</pre>
120
                       when 26 =>
121
                          ReadData1 <= R26;
122
                       when 27 \Rightarrow
123
                          ReadData1 <= R27;</pre>
124
                       when 28 =>
125
                          ReadData1 <= R28;</pre>
126
                       when 29 \Rightarrow
127
                          ReadData1 <= R29;
128
                       when 30 =>
129
                          ReadData1 <= R30;</pre>
130
                       when 31 =>
131
                          ReadData1 <= R31;</pre>
132
                       when others =>
133
                       end case;
134
               else
135
               end if;
136
             END PROCESS;
```

```
137
138
           PROCESS (CLK)
139
               BEGIN
140
                  if (CLK = '1') Then
141
                    case to integer(unsigned(RegT)) is
142
                       when 0 =>
143
                          ReadData2 <= R0;</pre>
144
                       when 1 \Rightarrow
145
                          ReadData2 <= R1;
146
                       when 2 \Rightarrow
147
                          ReadData2 <= R2;
148
                       when 3 \Rightarrow
149
                          ReadData2 <= R3;</pre>
150
                       when 4 \Rightarrow
151
                          ReadData2 <= R4;
152
                       when 5 \Rightarrow
153
                          ReadData2 <= R5;
154
                       when 6 \Rightarrow
155
                          ReadData2 <= R6;</pre>
156
                       when 7 \Rightarrow
157
                          ReadData2 <= R7;</pre>
158
                       when 8 \Rightarrow
159
                          ReadData2 <= R8;
                       when 9 \Rightarrow
160
161
                          ReadData2 <= R9;
162
                       when 10 \Rightarrow
163
                          ReadData2 <= R10;
164
                       when 11 \Rightarrow
165
                          ReadData2 <= R11;</pre>
166
                       when 12 =>
167
                          ReadData2 <= R12;
168
                       when 13 \Rightarrow
169
                          ReadData2 <= R13;
170
                       when 14 \Rightarrow
171
                          ReadData2 <= R14;
172
                       when 15 \Rightarrow
173
                          ReadData2 <= R15;</pre>
174
                       when 16 \Rightarrow
175
                          ReadData2 <= R16;
176
                       when 17 \Rightarrow
177
                          ReadData2 <= R17;</pre>
178
                       when 18 \Rightarrow
179
                          ReadData2 <= R18;
180
                       when 19 \Rightarrow
181
                          ReadData2 <= R19;</pre>
182
                       when 20 =>
183
                          ReadData2 <= R20;</pre>
184
                       when 21 =>
185
                          ReadData2 <= R21;
186
                       when 22 =>
187
                          ReadData2 <= R22;</pre>
188
                       when 23 =>
189
                          ReadData2 <= R23;</pre>
190
                       when 24 \Rightarrow
191
                          ReadData2 <= R24;
192
                       when 25 \Rightarrow
193
                          ReadData2 <= R25;
194
                       when 26 =>
195
                          ReadData2 <= R26;
196
                       when 27 \Rightarrow
197
                          ReadData2 <= R27;
198
                       when 28 =>
199
                          ReadData2 <= R28;</pre>
200
                       when 29 =>
201
                          ReadData2 <= R29;
202
                       when 30 \Rightarrow
203
                          ReadData2 <= R30;
204
                       when 31 =>
205
                          ReadData2 <= R31;</pre>
```

```
when others =>
206
207
                     end case;
208
              else
209
              end if;
210
           END PROCESS;
211
212
            PROCESS (CLK)
213
             BEGIN
                if (RegWrite = '1') AND (CLK = '0' and CLK'event) Then
214
215
                   case to integer(unsigned(ReqD)) is
216
                     when 0 \Rightarrow
                       RO <= WriteData;
217
                     when 1 \Rightarrow
218
219
                       R1 <= WriteData;
220
                     when 2 \Rightarrow
221
                       R2 <= WriteData;
222
                     when 3 \Rightarrow
223
                       R3 <= WriteData;
224
                     when 4 \Rightarrow
225
                       R4 <= WriteData;
226
                     when 5 \Rightarrow
227
                       R5 <= WriteData;
228
                     when 6 \Rightarrow
                       R6 <= WriteData;
229
230
                     when 7 \Rightarrow
                       R7 <= WriteData;
231
232
                     when 8 \Rightarrow
233
                       R8 <= WriteData;
234
                     when 9 \Rightarrow
                       R9 <= WriteData;
235
236
                     when 10 =>
237
                       R10 <= WriteData;
238
                     when 11 \Rightarrow
                       R11 <= WriteData;
239
240
                     when 12 =>
241
                       R12 <= WriteData;
242
                     when 13 \Rightarrow
243
                       R13 <= WriteData;
244
                     when 14 \Rightarrow
245
                       R14 <= WriteData;
                     when 15 =>
246
247
                       R15 <= WriteData;
248
                     when 16 \Rightarrow
249
                       R16 <= WriteData;
250
                     when 17 \Rightarrow
                       R17 <= WriteData;
251
252
                     when 18 =>
253
                       R18 <= WriteData;
254
                     when 19 \Rightarrow
255
                       R19 <= WriteData;
256
                     when 20 =>
257
                       R20 <= WriteData;
258
                     when 21 =>
259
                       R21 <= WriteData;
260
                     when 22 \Rightarrow
261
                       R22 <= WriteData;
262
                     when 23 =>
                       R23 <= WriteData;
263
264
                     when 24 \Rightarrow
265
                       R24 <= WriteData;
266
                     when 25 =>
                       R25 <= WriteData;
267
268
                     when 26 \Rightarrow
269
                       R26 <= WriteData;
270
                     when 27 =>
271
                       R27 <= WriteData;
272
                     when 28 \Rightarrow
                       R28 <= WriteData;
273
274
                     when 29 =>
```

```
275
                 R29 <= WriteData;
276
                when 30 =>
277
                 R30 <= WriteData;
278
                when 31 =>
279
                 R31 <= WriteData;
280
                when others =>
281
                end case;
282
          else
283
          end if;
        END PROCESS;
284
285
286 END behavior;
287
288
289
```