```
LIBRARY IEEE;
     USE IEEE.STD LOGIC 1164.ALL;
3
4
     ENTITY ALUMUX IS
5
         PORT (
 6
         ALUOP IN
                        : IN STD LOGIC VECTOR (2 DOWNTO 0);
         AND_BUFFER_IN : IN STD LOGIC VECTOR(31 DOWNTO 0):=
 7
         "0000000000000000000000000000000000000";
 8
         SRL BUFFER IN : IN STD LOGIC VECTOR (31 DOWNTO 0):=
         "00000000000000000000000000000000";
 9
         SRA BUFFER IN : IN STD LOGIC VECTOR (31 DOWNTO 0):=
         "0000000000000000000000000000000";
         SLL BUFFER IN : IN STD LOGIC VECTOR (31 DOWNTO 0):=
10
         "0000000000000000000000000000000";
         OOR BUFFER IN : IN STD LOGIC VECTOR (31 DOWNTO 0):=
11
         "0000000000000000000000000000000";
         ADD BUFFER IN : IN STD LOGIC VECTOR (31 DOWNTO 0):=
12
         "000000000000000000000000000000000";
13
         SUB BUFFER IN : IN STD LOGIC VECTOR (31 DOWNTO 0):=
         "00000000000000000000000000000000";
14
         CARRY ADD IN
                       : IN STD LOGIC;
15
         CARRY SUB IN : IN STD LOGIC;
16
         ZERO ADD IN
                       : IN STD LOGIC;
17
         ZERO SUB IN
                      : IN STD LOGIC;
                      : IN STD_LOGIC;
: IN STD_LOGIC;
18
         OVER SUB IN
         OVER ADD IN
19
                       : IN STD LOGIC;
20
         CLOCK IN
                      : OUT STD_LOGIC_VECTOR(31 DOWNTO 0):=
21
         RESULT MUX
         "0000000000000000000000000000000000";
22
         ZERO MUX
                    : OUT STD LOGIC := '0';
23
                        : OUT STD LOGIC := '0';
         CARRY MUX
24
         OVER MUX
                        : OUT STD LOGIC := '0');
25
     END ALUMUX;
26
     ARCHITECTURE STRUCTURAL OF ALUMUX IS
27
28
29
     BEGIN
30
       PROCESS (CLOCK IN)
31
         BEGIN
32
           IF (CLOCK IN = '1') THEN
33
           CASE ALUOP IN is
34
             WHEN "000" => -- ADDER
35
                RESULT MUX <= ADD BUFFER IN;
                CARRY MUX <= CARRY ADD IN;
36
37
                ZERO MUX
                           <= ZERO ADD IN;
                OVER MUX
38
                           <= OVER ADD IN;
39
             WHEN "001" => -- SUBBER
                RESULT MUX <= SUB BUFFER IN;
40
41
                CARRY_MUX <= CARRY_SUB_IN;</pre>
42
                ZERO_MUX <= ZERO_SUB_IN;</pre>
43
                OVER MUX <= OVER SUB IN;
44
             WHEN "010" => -- ANDDER
45
                RESULT MUX <= AND BUFFER IN;
             WHEN "011" => -- ORRER
                RESULT MUX <= OOR BUFFER IN;
47
             WHEN "100" => -- shift left logical
48
49
                RESULT MUX <= SLL BUFFER IN;
50
             WHEN "101" => -- shift Right logical
51
                RESULT MUX <= SRL BUFFER IN;
             WHEN "110" => -- shift LEFT arithmatic
53
                RESULT MUX <= SLL BUFFER IN;
             WHEN "111\overline{}" => -- shift right arithmatic
54
5.5
                RESULT MUX <= SRA BUFFER IN;
56
             WHEN OTHERS => -- SHOULD NOT HAPPEN
57
           END CASE;
58
         END IF;
59
    END PROCESS;
60
     END STRUCTURAL;
```