

```

1  LIBRARY ieee ;
2  USE ieee.std_logic_1164.all ;
3
4
5  ENTITY gen_add_sub_tb IS
6  END ;
7
8  ARCHITECTURE gen_add_sub_tb_arch OF gen_add_sub_tb IS
9      TYPE EN_ARRAY IS ARRAY (1 TO 4) OF STD_LOGIC;
10     TYPE DATAARRAY IS ARRAY (1 TO 4) OF STD_LOGIC_VECTOR(31 DOWNTO 0);
11
12     CONSTANT DELAY      : time := 10 ns;
13     CONSTANT OP_IN      : EN_ARRAY := ('1','1','1','1');
14
15     CONSTANT D1_IN      : DATAARRAY := ("00000000000000000000000000000011",
16                                           "00000000000000000000000000000000",
17                                           "01111111111111111111111111111111",
18                                           "10000000000000000000000000000000");
19
20     CONSTANT D2_IN      : DATAARRAY := ("11111111111111111111111111111101",
21                                           "00000000000000000000000000000000",
22                                           "01000000000000000000000000000000",
23                                           "01000000000000000000000000000000");
24
25     SIGNAL DATA1_IN    : std_logic_vector (31 downto 0) :=
26     "00000000000000000000000000000000" ;
27     SIGNAL V            : STD_LOGIC := '0' ;
28     SIGNAL Z            : STD_LOGIC := '0' ;
29     SIGNAL DATA2_IN    : std_logic_vector (31 downto 0) :=
30     "00000000000000000000000000000000" ;
31     SIGNAL OP           : STD_LOGIC := '1' ;
32     SIGNAL C            : STD_LOGIC := '0' ;
33     SIGNAL RESULT       : std_logic_vector (31 downto 0) :=
34     "UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU" ;
35
36     COMPONENT GEN_ADD_SUB
37     PORT (
38         DATA1_IN : in std_logic_vector (31 downto 0) ;
39         V : out STD_LOGIC ;
40         Z : out STD_LOGIC ;
41         DATA2_IN : in std_logic_vector (31 downto 0) ;
42         OP : in STD_LOGIC ;
43         C : out STD_LOGIC ;
44         RESULT : out std_logic_vector (31 downto 0) );
45     END COMPONENT ;
46
47 BEGIN
48
49 TEST : PROCESS
50     variable i : integer := 1;
51     BEGIN
52         FOR i IN 1 TO 4 LOOP
53             DATA1_IN <= D1_IN(i);
54             DATA2_IN <= D2_IN(i);
55             OP <= OP_IN(i);
56             wait for (DELAY/2);
57
58         end loop;
59         wait;
60     end process TEST;
61
62 DUT : GEN_ADD_SUB
63     PORT MAP (
64         DATA1_IN => DATA1_IN ,
65         V => V ,

```

```
63      Z      => Z      ,
64      DATA2_IN      => DATA2_IN      ,
65      OP      => OP      ,
66      C      => C      ,
67      RESULT      => RESULT      ) ;
68  END ;
69
70
```