

CMOS Static RAM 64K (8K x 8-Bit)

IDT7164S IDT7164L

Features

- High-speed address/chip select access time
 - Military: 20/25/35/45/55/70/85/100ns (max.)
 - Industrial: 20/25ns (max.)
 - Commercial: 20/25ns (max.)
- Low power consumption
- Battery backup operation 2V data retention voltage (L Version only)
- Produced with advanced CMOS high-performance technology
- Inputs and outputs directly TTL-compatible
- Three-state outputs
- Available in 28-pin DIP, CERDIP and SOJ
- Military product compliant to MIL-STD-883, Class B

Description

The IDT7164 is a 65,536 bit high-speed static RAM organized as 8K x 8. It is fabricated using IDT's high-performance, high-reliability CMOS technology.


Address access times as fast as 20ns are available and the circuit offers a reduced power standby mode. When $\overline{CS}1$ goes HIGH or CS2 goes LOW, the circuit will automatically go to, and remain in, a low-power stand by mode. The low-power (L) version also offers a battery backup data retention capability at power supply levels as low as 2V.

All inputs and outputs of the IDT7164 are TTL-compatible and operation is from a single 5V supply, simplifying system designs. Fully static asynchronous circuitry is used, requiring no clocks or refreshing for operation.

The IDT7164 is packaged in a 28-pin 300 mil DIP and SOJ and a 28-pin 600 mil CERDIP.

Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.


Functional Block Diagram



APRIL 2011

©2011 Integrated Device Technology, Inc. DSC-2967/15

Pin Configurations



DIP/SOJ Top View

Absolute Maximum Ratings(1)

Symbol	Rating	Com'l.	Mil.	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
Та	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
Tstg	Storage Temperature	-55 to +125	-65 to +150	°C
Рт	Power Dissipation	1.0	1.0	W
Іоит	DC Output Current	50	50	mA

2967 tbl 02

NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may
 cause permanent damage to the device. This is a stress rating only and functional
 operation of the device at these or any other conditions above those indicated in the
 operational sections of this specification is not implied. Exposure to absolute
 maximum rating conditions for extended periods may affect reliability.
- 2. VTERM must not exceed Vcc + 0.5V.

Pin Descriptions

Name	Description
A0 - A12	Address
I/O0 - I/O7	Data Input/Output
C S₁	Chip Select
CS2	Chip Select
WE	Write Enable
ŌĒ	Output Enable
GND	Ground
Vcc	Power

2967 tbl 01

2967 tbl 05

NOTES:

Truth Table (1,2,3)

WE	ŪŪ	CS ₂	ŌĒ	I/O	Function
Х	Н	Х	Х	High-Z	Deselected - Standby (ISB)
Х	Х	L	Χ	High-Z	Deselected - Standby (ISB)
Х	VHC	VHC or VLC	Х	High-Z	Deselected - Standby (ISB1)
Х	Х	VLC	Χ	High-Z	Deselected - Standby (ISB1)
Н	L	Н	Н	High-Z	Output Disabled
Н	L	Н	L	DATAout	Read Data
L	L	Н	Χ	DATAIN	Write Data

- 1. CS_2 will power-down \overline{CS}_1 , but \overline{CS}_1 will not power-down CS_2 .
- 2. $H = V_{IH}, L = V_{IL}, X = don't care.$
- 3. VLC = 0.2V, VHC = VCC 0.2V

Recommended DC Operating Conditions

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	٧
GND	Ground	0	0	0	٧
VIH	Input HIGH Voltage	2.2	_	Vcc + 0.5	٧
VIL	Input LOW Voltage	-0.5 ⁽¹⁾		0.8	٧

NOTE:

1. VIL (min.) = -1.5V for pulse width less than 10ns, once per cycle.

Recommended Operating Temperature and Supply Voltage

Grade	Temperature	GND	Vcc
Military	-55°C to +125°C	0V	5V ± 10%
Industrial	-40°C to +85°C	0V	5V ± 10%
Commercial	0°C to +70°C	0V	5V ± 10%

2967 tbl 04

2967 tbl 03

Capacitance (TA = +25°C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
Cin	Input Capacitance	VIN = 0V	8	pF
CI/O	I/O Capacitance	Vout = 0V	8	pF

NOTE:

 This parameter is determined by device characterization, but is not production tested

DC Electrical Characteristics⁽¹⁾ (Vcc = 5.0V ± 10%, VLc = 0.2V, VHc = Vcc - 0.2V)

				7164S20 7164L20		7164S25 7164L25			
Symbol	Parameter	Power	Com'l.	Ind.	Mil.	Com'l.	Ind.	Mil.	Unit
ICC1	Operating Power Supply Current $\overline{CS}_1 = V_{IL}$, $CS_2 = V_{IH}$, Outputs Open $Vcc = Max.$, $f = 0^{(2)}$	S	100	110	110	90	110	110	mA
		L	90	100	100	90	100	100	
ICC2	Dynamic Operating Current	S	170	170	180	170	170	180	mA
	$\overline{CS}_1 = V_{IL}$, $\overline{CS}_2 = \overline{V}_{IH}$, Outputs Open $V_{CC} = Max$., $f = f_{MAX}^{(2)}$	L	150	150	160	150	150	160	
ISB	Standby Power Supply Current	S	20	20	20	20	20	20	mA
	(ITL Level), $\overline{CS}_1 \ge VIH$, $CS_2 \le VIL$, Outputs Open, $VCC = Max$., $f = fMax^{(2)}$	L	3	3	5	3	3	5	
ISB1 Full Standby Power Supply Current (CMOS Level), f = 0 ⁽²⁾ , Vcc = Max.		S	15	15	20	15	15	20	mA
	1. $\overline{CS}_1 \ge V$ HC and $CS_2 \ge V$ HC, or 2. $CS_2 \le V$ LC	L	0.2	0.2	1	0.2	0.2	1	

2967 tbl 07

			7164S35 7164L35	7164S45 7164L45	7164S55 7164L55	7164S70 7164L70	7164S85/100 7164L85/100	
Symbol	Parameter	Power	Mil.	Mil.	Mil.	Mil.	Mil.	Unit
ICC1	Operating Power Supply Current	S	100	100	100	100	100	mA
	$\overline{CS}_1 = V_{IL}, CS_2 = V_{IH}, Outputs Open$ $Vcc = Max., f = 0^{(2)}$		90	90	90	90	90	
ICC2	Dynamic Operating Current	S	160	160	160	160	160	mA
	$\overline{CS}_1 = V_{IL}$, $\overline{CS}_2 = V_{IH}$, Outputs Open $V_{CC} = Max$., $f = f_{MAX}^{(2)}$	L	140	130	125	120	120	
ISB	Standby Power Supply Current	S	20	20	20	20	20	mA
	(TTL Level), $\overline{CS}_1 \ge V_{IH}$, $CS_2 \le V_{IL}$, Outputs Open, $Vcc = Max.$, $f = f_{MAX}^{(2)}$		5	5	5	5	5	
ISB1	Full Standby Power Supply Current (CMOS Level), f = 0 ⁽²⁾ , Vcc = Max.	S	20	20	20	20	20	mA
	1. $\overline{CS}_1 \ge V_{HC}$ and $CS_2 \ge V_{HC}$, or 2. $CS_2 \le V_{LC}$	L	1	1	1	1	1	

2967 tbl 08

- 1. All values are maximum guaranteed values.
- 2. fMAX = 1/tRC (all address inputs are cycling at fMAX); f = 0 means no address input lines are changing.

DC Electrical Characteristics (Vcc = 5.0V ± 10%)

				IDT7	164S	IDT7		
Symbol	Parameter	Test Conditio	ns	Min.	Max.	Min.	Max.	Unit
ILI	Input Leakage Current	Vcc = Max., Vin = GND to Vcc	MIL. COM'L. & IND	_	10 5	_	5 2	μΑ
llo	Output Leakage Current	Vcc = Max., CS 1 = VH, Vout = GND to Vcc	MIL. COM'L. & IND	_	10 5	_ _	5 2	μΑ
Vol	Output Low Voltage	IoL = 8mA, Vcc = Min.		_	0.4	_	0.4	V
		loL = 10mA, Vcc = Min.		_	0.5	_	0.5	
Vон	Output High Voltage	IOH = -4mA, Vcc = Min.	·	2.4	_	2.4	_	V

2967 tbl 09

2967 tbl 10

Data Retention Characteristics Over All Temperature Ranges (L Version Only) (VLC = 0.2V, VHC = VCC - 0.2V)

					Typ. ⁽¹⁾ Vα: @		M: Vcc		
Symbol	Parameter	Test	Condition	Min.	2.0V	3.0V	2.0V	3.0V	Unit
VDR	Vcc for Data Retention		_		_	_	_	_	V
ICCDR	Data Retention Current		MIL. COM'L. & IND	_	10 10	15 15	200 60	300 90	μА
todr ⁽³⁾	Chip Deselect to Data Retention Time	1. <u>CS</u> 1 ≥ VH CS2 ≥ VH	c, or	0	_	_	_	_	ns
tR ⁽³⁾	Operation Recovery Time	2. CS2 < VL	С	trc(2)	_	_	_	_	ns
L ⁽³⁾	Input Leakage Current	1		_	_	_	2	2	μΑ

NOTES:

- 1. TA = +25°C.
- 2. tRc = Read Cycle Time.
- 3. This parameter is guaranteed by device characterization, but is not production tested.

AC Test Conditions

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
AC Test Load	See Figures 1 and 2

2967 tbl 11




Figure 1. AC Test Load




Figure 2. AC Test Load

(for tclz1, tclz2, tolz, tcHz1, tcHz2, toHz, tow, and twHz)

*Includes scope and jig capacitances

AC Electrical Characteristics (Vcc = 5.0V ± 10%, All Temperature Ranges)

			4S20 4L20		4S25 4L25	
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
Read Cy	cle					
trc	Read Cycle Time	20		25		ns
taa	Address Access Time		19		25	ns
tacs1 ⁽¹⁾	Chip Select-1 Access Time		20		25	ns
tacs2 ⁽¹⁾	Chip Select-2 Access Time	_	25		30	ns
tclz1,2 ⁽²⁾	Chip Select-1, 2 to Output in Low-Z	5		5		ns
toe	Output Enable to Output Valid	_	8		12	ns
tolz ⁽²⁾	Output Enable to Output in Low-Z	0		0	_	ns
tchz1,2 ⁽²⁾	Chip Select-1,2 to Output in High-Z	_	9		13	ns
tohz ⁽²⁾	Output Disable to Output in High-Z	_	8	_	10	ns
tон	Output Hold from Address Change	5		5	_	ns
tpu ⁽²⁾	Chip Select to Power Up Time	0		0	_	ns
tpD ⁽²⁾	Chip Deselect to Power Down Time	_	20		25	ns
Write Cy	cle				ı	
twc	Write Cycle Time	20		25	_	ns
tCW1,2	Chip Select to End-of-Write	15		18		ns
taw	Address Valid to End-of-Write	15		18		ns
tas	Address Set-up Time	0		0	_	ns
twp	Write Pulse Width	15		21	_	ns
twr1	Write Recovery Time (CS1, WE)	0		0		ns
twr2	Write Recovery Time (CS ₂)	5		5		ns
twhz ⁽²⁾	Write Enable to Output in High-Z	_	8		10	ns
tow	Data to Write Time Overlap	10		13	_	ns
tDH1	Data Hold from Write Time (CS1, WE)	0		0		ns
tDH2	Data Hold from Write Time (CS2)	5		5		ns
tow ⁽²⁾	Output Active from End-of-Write	4		4		ns

NOTES:

2967 tbl 12

^{1.} Both chip selects must be active for the device to be selected.

^{2.} This parameter is guaranteed by device characterization, but is not production tested.

AC Electrical Characteristics (con't.) (Vcc = 5.0V ± 10%, Military Temperature Ranges)

		7164S35 7164L35		7164S45 7164L45		7164S55 7164L55		7164S70 7164L70		7164S85/100 7164L85/100		
Symbol	Parameter	Max.	Min.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cy	rcle	•	•	•	•		•	•	•			
trc	Read Cycle Time	35	_	45	_	55	_	70		85/100		ns
taa	Address Access Time	_	35		45	_	55	_	70	_	85/100	ns
tacs1 ⁽¹⁾	Chip Select-1 Access Time	_	35	_	45	_	55	_	70	_	85/100	ns
tacs2 ⁽¹⁾	Chip Select-2 Access Time	_	40		45	_	55	_	70	_	85/100	ns
tclz1,2 ⁽²⁾	Chip Select-1, 2 to Output in Low-Z	5	_	5	_	5	_	5	_	5		ns
toe	Output Enable to Output Valid	_	18		25	_	30	_	35	_	40	ns
tolz ⁽²⁾	Output Enable to Output in Low-Z	0	_	0	_	0	_	0		0		ns
tchz1,2 ⁽²⁾	Chip Select-1,2 to Output in High-Z	_	15	_	20	_	25	_	30	_	35	ns
tohz ⁽²⁾	Output Disable to Output in High-Z	_	15		20	_	25	_	30	_	35	ns
tон	Output Hold from Address Change	5	_	5	_	5	_	5		5		ns
tpu ⁽²⁾	Chip Select to Power Up Time	0	_	0	_	0	_	0		0		ns
tpD ⁽²⁾	Chip Deselect to Power Down Time	_	35		45	_	55	_	70	_	85/100	ns
Write Cy	<i>r</i> cle	I.	I.	Į.				I.	I.			
twc	Write Cycle Time	35	_	45	_	55	_	70		85/100	_	ns
tcw1,2	Chip Select to End-of-Write	25	_	33	_	50	_	60	_	75		ns
taw	Address Valid to End-of-Write	25	_	33	_	50	_	60		75	_	ns
tas	Address Set-up Time	0	_	0	_	0	_	0		0		ns
twp	Write Pulse Width	25	_	25		50	_	60	_	75	_	ns
twr1	Write Recovery Time (CS1, WE)	0	_	0	_	0	_	0	_	0	_	ns
twr2	Write Recovery Time (CS2)	5	_	5	_	5	_	5	_	5	_	ns
twhz ⁽²⁾	Write Enable to Output in High-Z	_	14		18	_	25	_	30	_	35	ns
tow	Data to Write Time Overlap	15	_	20	_	25	_	30		35		ns
tDH1	Data Hold from Write Time (CS1, WE)	0	_	0	_	0	_	0		0		ns
tDH2	Data Hold from Write Time (CS ₂)	5		5		5		5		5		ns
tow ⁽²⁾	Output Active from End-of-Write	4	_	4	_	4	_	4	_	4	_	ns


2967 tbl 13

- 1. Both chip selects must be active for the device to be selected.
- 2. This parameter is guaranteed by device characterization, but is not production tested.


2967 drw 05

2967 drw 07


Timing Waveform of Read Cycle No. 1⁽¹⁾



Timing Waveform of Read Cycle No. $2^{(1,2,4)}$




Timing Waveform of Read Cycle No. 3^(1,3,4)




- 1. WE is HIGH for Read cycle.
- 2. Device is continuously selected, \overline{CS}_1 is LOW, CS2 is HIGH.
- 3. Address valid prior to or coincident with $\overline{\text{CS}}_1$ transition LOW and CS2 transition HIGH.
- 4. $\overline{\text{OE}}$ is LOW.
- 5. Transition is measured ±200mV from steady state.

Timing Waveform of Write Cycle No. 1 (WE Controlled Timing)(1,5)




Timing Waveform of Write Cycle No. 2 (CS Controlled Timing)(1)




- 1. A write occurs during the overlap of a LOW $\overline{WE},$ a LOW $\overline{CS}1$ and a HIGH CS2.
- 2. twR1, 2 is measured from the earlier of CS1 or WE going HIGH or CS2 going LOW to the end of the write cycle.
- 3. During this period, I/O pins are in the output state so that the input signals must not be applied.
- 4. If the CS1 LOW transition or CS2 HIGH transition occurs simultaneously with or after the WE LOW transition, the outputs remain in a high-impedance state.
- 5. $\overline{\text{OE}}$ is continuously HIGH. If $\overline{\text{OE}}$ is LOW during a $\overline{\text{WE}}$ controlled write cycle, the write pulse width must be the larger of twp or (twHz +tow) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If $\overline{\text{OE}}$ is HIGH during a $\overline{\text{WE}}$ controlled write cycle, this requirement does not apply and the minimum write pulse width is as short as the specified twp.
- 6. Transition is measured ±200mV from steady state.

Low Vcc Data Retention Waveform



Ordering Information



Datasheet Document History

01/13/00		Updated to new format
	Pp. 1, 2, 3, 5, 10	Added Industrial Temperature range offerings
	Pp. 1, 3, 9	Removed commercial 70ns speed grade offering
	Pp. 1, 3, 6, 10	Added 100ns speed grade specification details
	Pg. 3	Revised notes and footnotes in DC Electrical tables
	Pp. 5, 6	Revised notes and footnotes in AC Electrical tables
	Pg. 8	Removed Note 1 from Write Cycle No. 1 and No. 2 diagrams; renumbered notes and footnotes
	Pp. 9, 10	Separated Ordering Information into commercial, industrial, and military offerings
	Pg. 11	Added Datasheet Document History
08/09/00		Not recommended for new designs
02/01/01		Removed "Not recommended for new designs"
12/07/01	Pg. 10	Add PJ28 to Industrial temperature.
09/30/04	Pg. 9,10	Added "restricted hazardous substance device" to ordering information.
11/16/06	Pg.3	Added inustrial temp power limits for 20ns part. Changed power limits for 25ns part for commercial and industrial. Changed power limits for commercial and industrial for 35ns part.
	Pg.10	Added 20ns part to ordering information. Refer to PCN SR-0602-01
02/20/07	Pg. 9, 10	Added L generation die step to data sheet ordering informatiom.
04/27/11	Pg. 1-3,5,6,9	Obsoleted 24-pin 600 mil, 15ns for Commercial and 35ns for Industrial & Commercial. Added Tape and Reel to Ordering information and updated description of Restricted hazardous substance device to Green.



CORPORATE HEADQUARTERS

6024 Silver Creek Valley Road San Jose, CA 95138

for SALES: 800-345-7015 or 408-284-8200 fax: 408-284-2775

www.idt.com

for Tech Support: ipchelp@idt.com 800-345-7015