ALTERA Cyclone IV Development & Education Board (DE0-Nano)

SCHEMATIC	*CONTENT*	*PAGE*
01 TOP	Cover Page, Placement,TOP	01 ~ 03
02 EP4CE22	Cyclone IV EP4CE22 BANK1..BANK8 , POWER , CONFIG	04 ~ 08
03 IN/OUT	CLOCK, LED, BUTTON,SW, GPIOs, 2X13 HEADER, G-SENSOR, ADC	09 ~ 11
04 MEMORY	SDRAM, EEPROM	12 ~ 13
05 POWER	POWER 1.2V, 2.5V, 3.3V	14

terasic
www.terasic.com

Copyright (c) 2007 by Terasic Technologies Inc. Taiwan.
All rights reserved.
No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.

Title: **DE0-Nano Board**

Size	Document Number	Rev
B	COVER PAGE	C

Date: Thursday, July 12, 2012 Sheet 1 of 14



Copyright (c) 2007 by Terasic Technologies Inc. Taiwan.
All rights reserved.
No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.

Title: **DE0-Nano Board**

Size	Document Number	Rev
B	PLACEMENT	C

Date: Thursday, July 12, 2012 Sheet 2 of 14



Copyright (c) 2007 by Terasic Technologies Inc. Taiwan.
All rights reserved.
No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.

Title: **DE0-Nano Board**

Size	Document Number	Rev
B	TOP	C

Date: Thursday, July 12, 2012 Sheet 3 of 14



Copyright (c) 2007 by Terasic Technologies Inc. Taiwan.
All rights reserved.
No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.

Title
DE0-Nano Board

Size	Document Number	Rev
B	EP4CE22 BANK1 & BANK2	C

Date: Thursday, July 12, 2012 Sheet 4 of 14



Copyright (c) 2007 by Terasic Technologies Inc. Taiwan.
All rights reserved.
No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.

Title: **DE0-Nano Board**

Size	Document Number	Rev
B	EP4CE22 BANK3 & BANK4	C

Date: Thursday, July 12, 2012 Sheet 5 of 14



Copyright (c) 2007 by Terasic Technologies Inc. Taiwan.
All rights reserved.
No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.

Title: **DE0-Nano Board**

Size	Document Number	Rev
B	EP4CE22 BANK5 & BANK6	C

Date: Thursday, July 12, 2012 Sheet 6 of 14



Copyright (c) 2007 by Terasic Technologies Inc. Taiwan.
All rights reserved.
No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.

Title: **DE0-Nano Board**

Size	Document Number	Rev
B	EP4CE22 BANK7 & BANK8	C

Date: Thursday, July 12, 2012 Sheet 7 of 14


POWER & GND
U1I
EP4CE22F17
VCCD_PLL
VCCINT
VCCA
GND
GNDA1
GNDA2
GNDA3
GNDA4
VCC3P3
VCC1P2
CONFIGURATION
U1J
TCK
TMS
TDI
TDO
DCLK
nSTATUS
nCONFIG
nCE
MSEL0
MSEL1
MSEL2
ASDO
nCSO
DATA0
CONF_DONE
AS Fast POR configuration
at 3.0- or 2.5-V
U9
EPCS64
Close to EPCS
DATA0
DCLK
NCSO
ASDO
VCC2P5
Title
DE0-Nano Board
Size
B
Document Number
EP4CE22 POWER and CONFIGURATION
Rev
C
Date:
Thursday, July 12, 2012
Sheet
8
of
14



Copyright (c) 2007 by Terasic Technologies Inc. Taiwan.
All rights reserved.
No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.

Title
DE0-Nano Board

Size	Document Number	Rev
B	CLOCK & LED & BUTTON & SWITCH	C

Date: Thursday, July 12, 2012 Sheet 9 of 14



Copyright (c) 2007 by Terasic Technologies Inc. Taiwan.
All rights reserved.
No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.

Title: **DE0-Nano Board**

Size	Document Number	Rev
B	GPIOs & 2X13 Header	C

Date: Thursday, July 12, 2012 Sheet 10 of 14

Digital Accelerometer















Copyright (c) 2007 by Terasic Technologies Inc. Taiwan.
All rights reserved.
No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.

Title	DE0-Nano Board	
Size B	Document Number G-Sensor & ADC	Rev C
Date: Thursday, July 12, 2012	Sheet 11 of 14	



Copyright (c) 2007 by Terasic Technologies Inc. Taiwan.
All rights reserved.
No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.

Title
DE0-Nano Board

Size	Document Number	Rev
A	SDRAM	C

Date: Thursday, July 12, 2012 Sheet 12 of 14



Copyright (c) 2007 by Terasic Technologies Inc. Taiwan.
All rights reserved.
No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.

Title: **DE0-Nano Board**

Size	Document Number	Rev
A	EEPROM	C

Date: Thursday, July 12, 2012 Sheet 13 of 14



Copyright (c) 2007 by Terasic Technologies Inc. Taiwan.
All rights reserved.
No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.

Title: **DE0-Nano Board**

Size	Document Number	Rev
B	1.2V & 2.5V & 3.3V	C

Date: Thursday, July 12, 2012 Sheet 14 of 14