```
MAP1.arx
 Mar 21, 23 15:17
                                                                              Page 1/4
# File
                                 : MAP1.arx
# Description :
# Author
# Creation date:
# $Rev: 1$
# $Author: $
# $Date: $
# $Log$
component top
        # declare first fixed-point parameters for data and coefficients
        wl data: generic integer = 8
        iwl data: generic integer = 5
        wl coef: generic integer = 8
        iwl coef: generic integer = 1
        # now declare the data types for data and coefficients
        T_data: generic type = signed(wl_data, iwl_data, wrap, round)
        T_coef: generic type = signed(wl_coef, iwl_coef, sat, round)
        # now declare the TO
        data in: in T data
        data out: out T data
# SG: unfortunately, declaring the filter coefficients as constants
# generates the wrong code; the workaround consists of declaring them
# as variables and assigning them a constant value.
# constant
       # the filter coefficients
       b2: T coef = 0.449067766265545
       b1: T_coef = -0.803316855076157
       b0: T_{coef} = 0.449067766265545
        a2: T coef = -0.387641686503134
        al: T_{coef} = 0.519937751601787
type
        # the intermediate data type after multiplication
        T_mult: signed(wl_data+wl_coef, iwl_data+iwl_coef)
        # the schedule requires 7 clock cycles
        # the state type
        T_state: enum(cycle0, cycle1, cycle2, cycle3, cycle4, cycle5, cycle6)
register
        # the registers in the design
        # Input & output
        i1: T_data = 0
       o1: T_data = 0
        # registers
        r1: T mult = 0
        r2: T mult = 0
        d1: T_mult = 0
        d2: T_mult = 0
        # the counter that counts cycles on behalf of control
        state: T_state = T_state.cycle0
variable
        # multiplier 1 inputs and output
       m_in_l: T_coef
       m_in_r: T_data
```

```
MAP1.arx
 Mar 21, 23 15:17
                                                                              Page 2/4
        m out: T mult
        # multiplier 2 inputs and output
        m2 in 1: T coef
        m2_in_r: T_data
        m2_out: T_mult
        # adder input and output
        a in 1: T mult
        a in r: T mult
        a out: T data
        # the coefficients (see remark above)
       b2: T_coef
       b1: T coef
       b0: T coef
        a2: T coef
        al: T coef
begin
        # assign the coefficients a value
        b2 = 0.449067766265545
       b1 = -0.803316855076157
       b0 = 0.449067766265545
        a2 = -0.387641686503134
        a1 = 0.519937751601787
        # connect multiplier inputs
        # make sure that the inputs are stable during two clock cycles
        case state
                when T_state.cycle0
                        # m2 cycle 1
                        m in l = a1
                        m_i = d1
                        # m4 cycle 1
                        m2_in_1 = a2
                        m2 in r = d2
                when T_state.cycle1
                        # m2 cycle 2
                        m in l = a1
                        m in r = d1
                        # m4 cycle 2
                        m2_in_1 = a2
                        m2 in r = d2
                when T_state.cycle2
                        # m3 cycle 1
                        m in l = b1
                        m_in_r = d1
                        # m5 cycle 1
                        m2_in_1 = b2
                        m2_in_r = d2
                when T_state.cycle3
                        # m3 cycle 2
                        m in l = b1
                        m_in_r = d1
                        # m5 cycle 2
                        m2 in 1 = b2
                        m2_in_r = d2
                when T_state.cycle4
                        # m1 cycle 1
                        m2_in_1 = b0
                        m2_in_r = d1
```

```
MAP1.arx
Mar 21, 23 15:17
                                                                              Page 3/4
               when T state.cvcle5
                       # m1 cycle 2
                       m2 in 1 = b0
                       m2_in_r = d1
               when T_state.cycle6
                       # Nothing here
      end
      # connect adder inputs
      # they need to be stable for a single clock cycle
      case state
               when T_state.cycle0
                       # Nothing here
               when T_state.cycle1
                       # Nothing here
               when T_state.cycle2
                       # p3
                       a in l = r1
                       a in r = r2
               when T_state.cycle3
                       # p1
                       a in l = i1
                       a_{in}r = r2
               when T_state.cycle4
                       # p4
                       a_{in_l} = r1
                       a_in_r = r2
               when T state.cvcle5
                       # Nothing here
               when T_state.cycle6
                       a_in_l = r1
                       a_in_r = r2
      end
      # arithmetic
      m_out = m_in_l * m_in_r
      m2_out = m2_in_1 * m2_in_r
      a_{out} = a_{in_l} + a_{in_r}
      # new register values
      # specify only content updates; registers preserving their values do
      # not need to be specified
      case state
               when T_state.cycle0
                       state = T_state.cycle1
i1 = data_in
               when T_state.cycle1
                       state = T_state.cycle2
                       # m2
                       r1 = m_out
                       # m4
                       r2 = m2_out
               when T_state.cycle2
                       state = T_state.cycle3
                       # p3
                       r2 = a_out
```

```
MAP1.arx
 Mar 21, 23 15:17
                                                                             Page 4/4
                when T_state.cycle3
                       state = T_state.cycle4
                       # m3
                       r1 = m_out
                       # m5
                       r2 = m2_out
                        # Shift delay
                       d2 = d1
                       # p1
                       d1 = a out
                when T_state.cycle4
                       state = T_state.cycle5
                        # p4
                       r2 = a out
                when T_state.cycle5
                       state = T_state.cycle6
                       # m1
                       r1 = m2_out
                when T_state.cycle6
                       # back to initial state
                       state = T_state.cycle0
                                       = a out
        end
        # wire output
       data_out = o1
end
```