```
MAP1
 Mar 21, 23 15:33
                                         overlapped.arx
                                                                             Page 1/4
# File
                                 : MAP1.arx
# Description :
# Author
# Creation date:
# $Rev: 1$
# $Author: $
# $Date: $
# $Log$
component top
        # declare first fixed-point parameters for data and coefficients
        wl data: generic integer = 8
        iwl data: generic integer = 5
        wl coef: generic integer = 8
        iwl coef: generic integer = 1
        # now declare the data types for data and coefficients
        T_data: generic type = signed(wl_data, iwl_data, wrap, round)
        T_coef: generic type = signed(wl_coef, iwl_coef, sat, round)
        # now declare the TO
        data in: in T data
        data1 out: out T data
# SG: unfortunately, declaring the filter coefficients as constants
# generates the wrong code; the workaround consists of declaring them
# as variables and assigning them a constant value.
# constant
       # the filter coefficients
       b2: T coef = 0.449067766265545
       b1: T_coef = -0.803316855076157
       b0: T_{coef} = 0.449067766265545
        a2: T coef = -0.387641686503134
        al: T_{coef} = 0.519937751601787
type
        # the intermediate data type after multiplication
        T_mult: signed(wl_data+wl_coef, iwl_data+iwl_coef)
        # the schedule requires 7 clock cycles
        # the state type
        T_state: enum(cycle0, cycle1, cycle2, cycle3)
register
        # the registers in the design
        # Input & output
        i1: T_data = 0
        o1: T_data = 0
        # registers
        r1: T mult = 0
        r2: T mult = 0
        r3: T mult = 0
        r4: T_mult = 0
        d1: T mult = 0
        d2: T mult = 0
        # the counter that counts cycles on behalf of control
        state: T_state = T_state.cycle0
variable
        # multiplier 1 inputs and output
```

```
MAP1 overlapped.arx
 Mar 21, 23 15:33
                                                                              Page 2/4
        m1 in 1: T coef
        m1 in r: T data
        m1 out: T mult
        # multiplier 2 inputs and output
        m2_in_l: T_coef
        m2_in_r: T_data
       m2 out: T mult
        # multiplier 3 inputs and output
        m3 in 1: T coef
        m3 in r: T data
        m3_out: T_mult
        # adder 1 input and output
        al in 1: T mult
        al in r: T mult
        al out: T data
        # adder 2 input and output
        a2_in_l: T_mult
        a2_in_r: T_mult
        a2 out: T data
        # the coefficients (see remark above)
        b2: T coef
        b1: T coef
       b0: T_coef
        a2: T_coef
        al: T coef
begin
        # assign the coefficients a value
        b2 = 0.449067766265545
        b1 = -0.803316855076157
       b0 = 0.449067766265545
        a2 = -0.387641686503134
        a1 = 0.519937751601787
        # connect multiplier inputs
        # make sure that the inputs are stable during two clock cycles
        case state
                when T_state.cycle0
                        # m3 cycle 1
                        m1_in_l = b1
                        m1_in_r = d1
                        # m5 cycle 1
                        m2 in 1 = b2
                        m2 in r = d2
                when T_state.cycle1
                        # m3 cycle 2
                        m1_in_l = b1
                        m1_in_r = d1
                        # m5 cycle 2
                        m2 in 1 = b2
                        m2 in r = d2
                when T_state.cycle2
                        # m2 cvcle 1
                        m1_in_l = a1
                        m1_in_r = d1
                        # m4 cycle 1
                        m2 in l = a2
                        m2_in_r = d2
                        # m1 cycle 1
                        m3_in_1 = b0
```

```
overlapped.arx
Mar 21, 23 15:33
                                MAP1
                                                                            Page 3/4
                      m3 in r = d1
              when T_state.cycle3
                      # m2 cvcle 2
                      m1_in_i = a1
                      m1_in_r = d1
                      # m4 cycle 2
                      m2_in_1 = a2
                      m2_in_r = d2
                      # m1 cycle 2
                      m3 in 1 = b0
                      m3 in r = d1
      end
      # connect adder inputs
      # they need to be stable for a single clock cycle
      case state
              when T_state.cycle0
                      # p3
                      a1_in_l = r1
                      a1_in_r = r2
                      # p2
                      a2_{in_l} = r3
                      a2_{in}r = r4
              when T_state.cycle1
                      # p1
                      a1_in_l = i1
                      a1_in_r = r2
              when T_state.cycle2
                      # p4
                      al in l = r1
                      a1_in_r = r2
              when T_state.cycle3
                      # Nothing here
      end
      # arithmetic
      m1_out = m1_in_l * m1_in_r
      m2_out = m2_in_1 * m2_in_r
      m3_out = m3_in_1 * m3_in_r
      al_out = al_in_l + al_in_r
      a2_out = a2_in_1 + a2_in_r
      # new register values
      # specify only content updates; registers preserving their values do
      # not need to be specified
      case state
              when T_state.cycle0
                      state = T_state.cycle1
                      i1 = data_in
                      # p3
                      r2 = a1 out
                      # Output
                      01
                                      = a2_out
              when T_state.cycle1
                      state = T_state.cycle2
                      # m3
                      r1 = m1_out
                      # m5
                      r2 = m2_out
                      # Shift delay
                      d2 = d1
```

```
MAP1 overlapped.arx
 Mar 21, 23 15:33
                                                                            Page 4/4
                       # p1
                       d1 = a1_out
               when T_state.cycle2
                       state = T_state.cycle3
                       # p4
                       r3 = a1_out
               when T_state.cycle3
                       # back to initial state
                       state = T_state.cycle0
                       # m2
                       r1 = m1_out
                       # m4
                       r2 = m2_out
                       # m1
                       r4 = m3 out
        end
        # wire output
       data1_out = o1
end
```