


# Curso ARM Cortex M3





# Temario Día 1

- Microcontroladores
- Advanced RISC Machines
  - Cortex M Series
  - Arquitectura Cortex M3
  - Periféricos, IP Cores y partner hardware
- Herramientas de desarrollo
  - Compiladores, IDEs y Programadores
  - Programación.
  - Programa tipo 1: Blink Led.
  - Programa tipo 2: Comunicación serial+SPI

# Microcontroladores




# Microcontroladores




# Microcontroladores

- Atmel: MCS51, AVR8, AVR32, ARM7/9, Cortex M3
- Microchip: PIC, dsPIC, MIPS m4k (PIC32)
- Freescale: Coldfire, HCS08, HC11/12, PPC, Cortex M3/4
- Hitachi: SuperH, SH8, ARM9
- NXP: MCS51, ARM7/9, Cortex M3
- ST: STR7/8, ARM7/9, Cortex M3
- Texas: TMS320, ARM9, Cortex M3, Cortex A8/9
- ...y un largo etc...



# Microcontroladores


- Atmel: MCS51, AVR8, AVR32, ARM7/9, Cortex M3
- Microchip: PIC, dsPIC, MIPS m4k (PIC32)
- Freescale: Coldfire, HCS08, HC11/12, PPC, Cortex M3/4
- Hitachi: SuperH, SH8, ARM9
- NXP: MCS51, ARM7/9, Cortex M3
- ST: STR7/8, ARM7/9, Cortex M3
- Texas: TMS320, ARM9, Cortex M3, Cortex A8/9
- ...y un largo etc...



# Advanced RISC Machines


- Primer diseño data de los 80's (ARMv1), actualmente existe la linea ARMv 6/7
- Basado en el 6502 (Commodore, MSX, Apple II, etc.)
- RISC
- Sin microcodigo (todo en logica convinacional)
- Target en procesadores embebidos
  - Application processor (Smart phones, HDTV)
  - Device processor (camaras, jugetes, etc.)
- No fabrica nada, licencia el nucleo a otros

# Advanced RISC Machines







# Cortex M Series




# Cortex M Series



# Cortex M Series



# Cortex M Series



# Cortex M Series

Registros  
de proposito  
general

Ocho registros  
de proposito  
general  
accesibles por  
todas las  
instrucciones

Name	Functions (and Banked Registers)
R0	General-Purpose Register
R1	General-Purpose Register
R2	General-Purpose Register
R3	General-Purpose Register
R4	General-Purpose Register
R5	General-Purpose Register
R6	General-Purpose Register
R7	General-Purpose Register
R8	General-Purpose Register
R9	General-Purpose Register
R10	General-Purpose Register
R11	General-Purpose Register
R12	General-Purpose Register
R13 (MSP)	R13 (PSP) Main Stack Pointer (MSP), Process Stack Pointer (PSP)
R14	Link Register (LR)
R15	Program Counter (PC)
xPSR	Program Status Registers
PRIMASK	Interrupt Mask Registers
FAULTMASK	
BASEPRI	Control Register
CONTROL	

Low Registers

High Registers

Special  
Registers

# Cortex M Series

Registros  
de proposito  
general

Cinco registros de  
proposito general  
accesibles por  
instrucciones  
extendidas

Name	Functions (and Banked Registers)
R0	General-Purpose Register
R1	General-Purpose Register
R2	General-Purpose Register
R3	General-Purpose Register
R4	General-Purpose Register
R5	General-Purpose Register
R6	General-Purpose Register
R7	General-Purpose Register
R8	General-Purpose Register
R9	General-Purpose Register
R10	General-Purpose Register
R11	General-Purpose Register
R12	General-Purpose Register
R13 (MSP)	R13 (PSP) Main Stack Pointer (MSP), Process Stack Pointer (PSP)
R14	Link Register (LR)
R15	Program Counter (PC)
xPSR	Program Status Registers
PRIMASK	Interrupt Mask Registers
FAULTMASK	
BASEPRI	Control Register
CONTROL	

Low Registers

High Registers

Special  
Registers

# Cortex M Series

Código privilegiado

```
void serial_send(...) {  
    SERIAL_BUF = ...;  
    while(!serial_busy())  
        ;  
}
```

```
void print_led(int n) {  
    PORTA = n<<8;  
}
```

```
read_adc(void) {  
    while(!adc_busy())  
        ;  
    return ADC_VAL;  
}
```


Puertas  
de  
llamada

Código de aplicación

```
A = b + x;  
serial_send("valor");  
....  
print_led(LED0);  
...  
V = read_adc()/2.2;  
...
```

Usa

Usa



# Cortex M Series

Usado par guardar PC en llamadas a subrutinas

Name	Functions (and Banked Registers)
R0	General-Purpose Register
R1	General-Purpose Register
R2	General-Purpose Register
R3	General-Purpose Register
R4	General-Purpose Register
R5	General-Purpose Register
R6	General-Purpose Register
R7	General-Purpose Register
R8	General-Purpose Register
R9	General-Purpose Register
R10	General-Purpose Register
R11	General-Purpose Register
R12	General-Purpose Register
R13 (MSP)	Main Stack Pointer (MSP), Process Stack Pointer (PSP)
R13 (PSP)	
R14	Link Register (LR)
R15	Program Counter (PC)
xPSR	Program Status Registers
PRIMASK	Interrupt Mask Registers
FAULTMASK	
BASEPRI	Control Register
CONTROL	

Low Registers

High Registers

Special Registers



# Cortex M Series

Contador de progrma  
PC

Name	Functions (and Banked Registers)
R0	General-Purpose Register
R1	General-Purpose Register
R2	General-Purpose Register
R3	General-Purpose Register
R4	General-Purpose Register
R5	General-Purpose Register
R6	General-Purpose Register
R7	General-Purpose Register
R8	General-Purpose Register
R9	General-Purpose Register
R10	General-Purpose Register
R11	General-Purpose Register
R12	General-Purpose Register
R13 (MSP)	Main Stack Pointer (MSP), Process Stack Pointer (PSP)
R13 (PSP)	
R14	Link Register (LR)
R15	Program Counter (PC)
xPSR	Program Status Registers
PRIMASK	Interrupt Mask Registers
FAULTMASK	
BASEPRI	Control Register
CONTROL	

Low Registers

High Registers

Special Registers

# Cortex M Series

Registros de control  
Accesibles por instrucciones  
privilegiadas

Name	Functions (and Banked Registers)
R0	General-Purpose Register
R1	General-Purpose Register
R2	General-Purpose Register
R3	General-Purpose Register
R4	General-Purpose Register
R5	General-Purpose Register
R6	General-Purpose Register
R7	General-Purpose Register
R8	General-Purpose Register
R9	General-Purpose Register
R10	General-Purpose Register
R11	General-Purpose Register
R12	General-Purpose Register
R13 (MSP)	Main Stack Pointer (MSP), Process Stack Pointer (PSP)
R13 (PSP)	
R14	Link Register (LR)
R15	Program Counter (PC)
xPSR	Program Status Registers
PRIMASK	Interrupt Mask Registers
FAULTMASK	
BASEPRI	Control Register
CONTROL	


Low Registers

High Registers

Special Registers

# Cortex M Series

## Interrupciones




# Cortex M Series

## Interrupciones


Exception number	IRQ number	Offset	Vector
16+n	n	0x0040+4n	IRQn
.	.	.	.
.	.	.	.
.	.	.	.
18	2	0x004C	IRQ2
17	1	0x0048	IRQ1
16	0	0x0044	IRQ0
15	-1	0x0040	Systick
14	-2	0x003C	PendSV
13		0x0038	Reserved
12			Reserved for Debug
11	-5		SVCall
10		0x002C	Reserved
9			
8			
7			
6	-10		Usage fault
5	-11	0x0018	Bus fault
4	-12	0x0014	Memory management fault
3	-13	0x0010	Hard fault
2	-14	0x000C	NMI
1		0x0008	Reset
		0x0004	Initial SP value
		0x0000	

# Cortex M Series






# NXP LPC1754






# NXP LPC1754






# NXP LPC1754







# STM32F105





# STM32F105





# STM32F105





# LM3S6537



# LM3S6537





# LM3S6537








# LM3S6537




# LM3S6537








# Cortex M3 Clocks




Problema:







# Cortex M3 Clocks




**Solución:**






# STM32F105 Clock








## Legend:

HSE = High-speed external clock signal  
 HSI = High-speed internal clock signal  
 LSI = Low-speed internal clock signal  
 LSE = Low-speed external clock signal



# LM3S6537 Clock







# Compiladores, IDEs y Programadores

## Entorno de desarrollo



+



=

CooCox<sup>®</sup>

Common

- C Library (with 1 example)
- CMSIS core
- Common\_Header

Boot

- CMSIS\_boot (with 1 example)

Peripheral.NXP

- CLKPWR (with 1 example)
- GPIO (with 1 example)
- PINSEL (with 1 example)
- UART (with 1 example)

ejemplo2

- cmsis
- cmsis\_boot
- Debug
- lpc17xx\_lib
- syscalls
- build.xml
- link.ld
- main.c
- memory.ld

Repository

main.c

```

39     UART_TxCmd(LPC_UART0, ENABLE);
40 }
41
42 void uart_print(const char *msg)
43 {
44     int msg_len = strlen(msg);
45     UART_Send(LPC_UART0, (uint8_t*)msg, msg_len, BLOCKING);
46 }
47
48 static volatile unsigned int msTicks = 0;
49
50 void SysTick_Handler(void) {
51     msTicks++;
52 }
53
54 void Delay(unsigned int delayTicks) {
55     unsigned int currentTicks;
56
57     currentTicks = msTicks;
58     while ((msTicks - currentTicks) < delayTicks)
59         ;
60 }
61
62 int main(void) {
63     InitGPIO();
64     InitUART();

```

lpc17xx\_uart.h

lpc17xx\_pinsel.h

lpc\_types.h

Help

Outline

- lpc17xx\_uart.h
- lpc17xx\_pinsel.h
- lpc17xx\_systick.h
- string.h
- InitGPIO(): void
- InitUART(): void
- uart\_print(const char\*): void
- msTicks: unsigned int
- SysTick\_Handler(void): void
- Delay(unsigned int): void
- main(void): int

Console

Build

compile:

```

[mkdir] Created dir: C:\CooCox\CoIDE\workspace\ejemplo2\Debug\bin
[mkdir] Created dir: C:\CooCox\CoIDE\workspace\ejemplo2\Debug\obj
[cc] 11 total files to be compiled.
[cc] "C:/CooCox/CoIDE/gcc/Sourcery G++ Lite/bin/arm-none-eabi-gcc" -mcpu=cortex-m3 -mthumb -Wall -ffunction-sections -O0 -g3 -c -DLPC1754 -IC:\CooCox\CoIDE\workspace\ejemplo2\cmsis -IC:\CooCox\CoIDE\workspace\ejemplo2\lpc17xx_lib -IC:\CooCox\CoIDE\workspace\ejemplo2\syscalls -IC:\CooCox\CoIDE\workspace\ejemplo2\build.xml -IC:\CooCox\CoIDE\workspace\ejemplo2\link.ld -IC:\CooCox\CoIDE\workspace\ejemplo2\memory.ld -o obj\ejemplo2.o
[cc] Starting link
[cc] "C:/CooCox/CoIDE/gcc/Sourcery G++ Lite/bin/arm-none-eabi-gcc" -O0 -nostartfiles -Wl,-Map=ejemplo2.map -mcpu=cortex-m3 -mthumb -LC:\CooCox\CoIDE\workspace\ejemplo2 -Wl,--gc-sections -Wl,-TC:\CooCox\CoIDE\workspace\ejemplo2\link.ld -o bin\ejemplo2.elf

```

Program Size:


text	data	bss	dec	hex	filename
4800	4	1028	5832	16c8	ejemplo2.elf

BUILD SUCCESSFUL  
Total time: 5 seconds




# Compiladores, IDEs y Programadores

## Programadores: Vendor Custom



# Compiladores, IDEs y Programadores

## Programadores: JTAG



# It's a break time!

