## **DESCRIPTION**

The PT7313E is an audio processor designed for versatile application, including 3 stereo input selectors with adjustable gain, master volume control with low frequency loudness compensation, individual output attenuator and tone control. It is a good solution for the car audio signal processing.

Due to the high reliability requirement from the car audio business, the PT7313E improves both audio performance and input surge current capability that make PT7313E the best solution for the cost-effective car audio systems.


## **APPLICATIONS**

- Car Audio
- Home Audio System
- Powered Speaker System


## **FEATURES**

- 3 stereo inputs with gain selection, range from 0dB to +11.25dB in 3.75dB/step
- Master volume from 0 dB to -78.75dB in 1.25dB/step
- Speaker attenuator for balance and fader, range from 0dB to -38.75dB in 1.25dB/step
- · Each channel output can be muted individually.
- Low frequency loudness compensation
- Bass and Treble control, range from -14dB to +14dB in 2dB/step
- Wide operation range (VDD = 4V to 10V)

## **APPLICATION CIRCUIT**



## **BLOCK DIAGRAM**






## **ORDER INFORMATION**

Valid Part Number	Package Type	Top Code
PT7313E-S	28 Pins, SOP, 300mil	PT7313E

## **PIN CONFIGURATION**





# **PIN DESCRIPTION**

Pin Name	I/O	Description	Pin No.
REF	-	Analog reference voltage (1/2VDD)	1
VDD	-	Supply input voltage	2
AGND	-	Analog ground	3
TREB_L	I	Left channel input for treble controller	4
TREB_R	ı	Right channel input for treble controller	5
RIN		Right channel volume controller input	6
ROUT	0	Right channel Input selector output	7
LOUD_R		Right channel loudness input	8
RIN3		Right channel input 3	9
RIN2		Right channel input 2	10
RIN1		Right channel input 1	11
LOUD_L		Left channel loudness input	12
LIN3		Left channel input 3	13
LIN2		Left channel input 2	14
LIN1		Left channel input 1	15
LIN	I	Left channel volume controller input	16
LOUT	0	Left channel Input selector output	17
BIN_L		Left channel input for bass controller	18
BOUT_L	0	Left channel output for bass controller	19
BIN_R	I	Right channel input for bass controller	20
BOUT_R	0	Right channel output for bass controller	21
RROUT	0	Right rear speaker output	22
LROUT	0	Left rear speaker output	23
RFOUT	0	Right front speaker output	24
LFOUT	0	Left front speaker output	25
DGND	-	Digital ground	26
SDA	1	I <sup>2</sup> C data input	27
SCL	1	I <sup>2</sup> C clock input	28

V1.0 4 February 2010




## **CONTROL BUS SPECIFICATION**

## **BUS INTERFACE**

All functions of the PT7313E are controlled by the I<sup>2</sup>C interface, the interface is consisting by SDA and SCL pins. Detail protocol of the I<sup>2</sup>C bus will discuss on the next section. It should be noted that the bus level pull-up resistors connected to the PT7313E positive supply voltage may required in some application especially the MCU output high level is no enough.

### DATA VALIDITY

A data on the SDA Line is considered valid and stable only when the SCL Signal is in HIGH State. The HIGH and LOW State of the SDA Line can only change when the SCL signal is LOW. Please refer to the figure below.




## START AND STOP CONDITIONS

A Start Condition is activated when

- 1) The SCL is set to HIGH and
- 2) SDA shifts from HIGH to LOW State.

The Stop Condition is activated when

- 1) SCL is set to HIGH and
- 2) SDA shifts from LOW to HIGH State. Please refer to the timing diagram below..




## BYTE FORMAT

Every byte transmitted to the SDA Line consists of 8 bits. Each byte must be followed by an Acknowledge Bit. The MSB is first transmitted.

## ACKNOWLEDGE

During the Acknowledge clock pulse (ACK), the SDA output port of the master device ( $\mu$ P) would be sets on Hi-Z state, if peripheral device (ex: audio processor) recognize the I<sup>2</sup>C command the SDA line will be pull-down by slave device during the SCL clock pulse held in HIGH state period. Please refer to the diagram below. The slave device that has been addressed to generate an Acknowledge after receiving each byte, otherwise, the SDA Line will remain at the High level in period of the ninth (9th) clock pulse. In this case, the host controller will generate a STOP sign in order to abort the transfer mission.




### TRANSMISSION WITHOUT ACKNOWLEDGE

If the application does not need to verify the Acknowledge signal that generated by the slave device is right or not, host controller can just bypass the acknowledge check and transmit next data byte to the slave device. If this approach is used, there are greater chances of faulty operation as well as decrease in noise immunity.

### INTERFACE PROTOCOL

The interface protocol sequence was defined in below section:

- A Start sign
- A Chip Address of the desire slave device. The W Bit must be "0" (written). The PT7313E will always response an Acknowledge on the end of each byte.
- A Data Sequence (N-Bytes + Acknowledge)
- A Stop Condition



ACK=Acknowledge

## PT7313E CHIP ADDRESS

The PT7313E chip address is 88H AND binary table is shown on below.

MSB							LSB
1	0	0	0	1	0	0	0

## **DATA BYTES**

MSB							LSB	Function
0	0	B2	B1	B0	A2	A1	A0	Master Volume
1	1	0	B1	B0	A2	A1	A0	Speaker ATT LR
1	1	1	B1	B0	A2	A1	A0	Speaker ATT RR
1	0	0	B1	B0	A2	A1	A0	Speaker ATT LF
1	0	1	B1	B0	A2	A1	A0	Speaker ATT RF
0	1	0	G1	G0	LD	S1	S0	Input Switch and Gain
0	1	1	0	C3	C2	C1	C0	Bass Control
0	1	1	1	C3	C2	C1	C0	Treble Control

## DATA RATE

The PT7313E support Standard-Mode (100kbit/s) I<sup>2</sup>C data rate In all operation condition, in specified condition it also support Fast-Mode (400kbit/s) I<sup>2</sup>C data rate, please refer to the follow table:


MCII I aval	PT7313E VDD Voltage									
MCU Level	4V	5V	6V	7V	8V	9V	10V			
2.5V	F	F	Х	Х	Х	Х	Х			
3.3V	F	F	F	F	S	S	Х			
5V	X	F	F	F	F	F	F			

#### Notes:

- 1. x = Not allow in this combination; S = Standard Mode Supported, F = Fast Mode Supported.
- 2. Data rate specification is design guarantee only, not fully tested in every combination.

## I<sup>2</sup>C BUS INITIAL TIME

The PT7313E is controlled by the I<sup>2</sup>C bus command; each time the supply voltage applied to chip it needs an initial time to reset all of the internal decoder register, in this period access the I<sup>2</sup>C bus is prohibited. The initial time is determinate by capacitance it attached on REF pin (CREF) and Td. For proper operation USER must check the I<sup>2</sup>C starts timing is fit this requirement and recommended Td timing shown on next page is 50mS.





## **FUNCTION DESCRIPTION**

## MASTER VOLUME

The table below gives a detailed description of the Master Volume Data Bytes. For example, a volume of -37.5dB is given by 0 0 0 1 1 1 1 0.

MSB							LSB	Function
0	0	B2	B1	В0	A2	A1	A0	1.25dB/step
					0	0	0	0
					0	0	1	-1.25
					0	1	0	-2.5
					0	1	1	-3.75
					1	0	0	-5
					1	0	1	-6.25
					1	1	0	-7.5
					1	1	1	-8.75
0	0	B2	B1	B0	A2	A1	A0	10dB/step
		0	0	0				0
		0	0	1				-10
		0	1	0				-20
		0	1	1				-30
		1	0	0				-40
		1	0	1				-50
		1	1	0	_			-60
		1	1	1				-70

## SPEAKER ATTENUATORS

The speaker attenuator in most of car audio system is performs balance and fader function, the table below gives a detailed description of the speaker attenuators data bytes. Total control range of the speaker attenuator is from 0dB to -37.5dB.

Example 1, an attenuation gain of -6.25dB on the Speaker Right Rear channel is combined 0dB and -6.25dB, therefore it should be given by: 1 1 1 0 0 1 0 1.

Example 2, an attenuation gain of -32.5dB on the Speaker Left Front channel is combined -30dB and -2.5dB, therefore it should be given by: 1 0 0 1 1 0 1 0.

MSB							LSB	Function
1	0	0	B1	В0	A2	A1	A0	Speaker LF
1	0	1	B1	В0	A2	A1	A0	Speaker RF
1	1	0	B1	В0	A2	A1	A0	Speaker LR
1	1	1	B1	В0	A2	A1	A0	Speaker RR
					0	0	0	0
					0	0	1	-1.25
					0	1	0	-2.5
					0	1	1	-3.75
					1	0	0	-5
					1	0	1	-6.25
					1	1	0	-7.5
					1	1	1	-8.75
			0	0				0
			0	1				-10
			1	0				-20
			1	1				-30
			1	1	1	1	1	Mute



## INPUT SELECTOR

The PT7313E provides 3 stereo input selector and following table shows the definition of the correspond register. The LD register is determinate the loudness function is ON or OFF, and G0 and G1 determinate the input gain of the selector output, this function is use to matching level of different sources to avoid overall volume difference.

MSB							LSB	Function
0	1	0	G1	G0	LD	S1	S0	Audio switch
						0	0	Stereo 1
						0	1	Stereo 2
						1	0	Stereo 3
					0			Loudness ON
					1			Loudness OFF
			0	0				+11.25dB
			0	1				+7.5dB
			1	0				+3.75dB
			1	1				0dB

## BASS AND TREBLE DATA BYTES

The following table shows a detailed description of the Bass and Treble Data Byte. For example a Treble at -12dB is given by: 0 1 1 1 0 0 0 1 (0x71).


MSB							LSB	Function
0	1	1	0	C3	C2	C1	C0	Bass
0	1	1	1	C3	C2	C1	C0	Treble
				0	0	0	0	-14dB
				0	0	0	1	-12dB
				0	0	1	0	-10dB
				0	0	1	1	-8dB
				0	1	0	0	-6 dB
				0	1	0	1	-4 dB
				0	1	1	0	-2 dB
				0	1	1	1	0 dB
				1	1	1	1	0 dB
				1	1	1	0	+2 dB
				1	1	0	1	+4 dB
				1	1	0	0	+6 dB
				1	0	1	1	+8 dB
				1	0	1	0	+10 dB
				1	0	0	1	+12 dB
				1	0	0	0	+14 dB

## TUNNING TONE CURVE CHARACTERISTICS

The tone control response character is possible tuned to match user's wishes, please refer to following chart to realize the characteristics between the different component values.

For the reasons to achieve low distortion and precision response gain, using high quality low tolerance X7R SMD capacitor on tone circuit is recommended.

The loudness boost gain is adaptive with the master volume attenuation setting, more attenuation means more low frequency boost, in the maximum volume the loudness boost will return to flat response.



V1.0 10 February 2010



# **ABSOLUTE MAXIMUM RATINGS**

	Parameter	Symbol	Min.	Max.	Unit
Operating sup	rating supply voltage		-	10	V
Latch up curre	ent	lin	-100	+100	mA
ESD grade	Human body model	HBM	-2	+2	KV
	Machine model	MM	-0.2	+0.2	KV
Input voltage		Vin	-0.3	VDD+0.3	V
Operating tem	perature	Topr	-40	+85	$^{\circ}\mathbb{C}$
Storage temper	erature	Tstg	-65	+150	$^{\circ}\mathbb{C}$

# **QUICK REFERENCE DATA**

Parameter	Symbol	Min.	Тур.	Max.	Unit
Supply voltage	VDD	4	9	10	V
Max. input signal handling	VCL	2.3	2.6	-	Vrms
Total harmonic distortion (1Vrms,1KHz)	THD	-	0.03	0.07	%
Signal To noise ratio	S/N	-	100	-	dBV
Channel separation (f=1KHz)	Sc	-	100	-	dB
Volume control 1.25dB step	-	-78.75	-	0	dB
Bass & treble control 2dB step	-	-14	-	+14	dB
Balance control 1.25dB step	-	-37.5	-	0	dB
Input gain 3.75dB step	-	0	-	11.25	dB
Mute attenuation	-	-	100	-	dB

V1.0 11 February 2010





## **ELECTRICAL CHARACTERISTICS**


Unless otherwise specified: Ta=25  $^{\circ}$ C , VDD=9V, RL=100K $\Omega$ , Rg=20 $\Omega$ , all controls flat, F=1KHz, and all of peripheral


components according to standard application circuit.


Parameter	Symbol	Test Condition	Min.	Тур.	Max.	Unit
Power Supply						
Supply voltage	VDD	<u>-</u>	5	9	10	V
Supply current	ls —	VDD=9V	-	30	40	mA
	10	VDD=5V	-	25	32	1117
Input Selectors					•	1
Input resistance	R <sub>IN</sub>	Input 1, 2, 3	35	50	70	ΚΩ
Max. input level	V <sub>imax</sub>	All Gain=0dB; THD=1%	2.3	2.6	-	Vrms
Input separation	IS <sub>IN</sub>	F=20 ~ 20KHz	90	100	-	dB
Min. input gain	G <sub>INmin</sub>	-	-1	0	1	dB
Max. input gain	G <sub>INmax</sub>	<del>-</del>	10.5	11.25	12	dB
Step resolution	G <sub>INst</sub>	<del>-</del>	-	3.75	-	dB
Gain set error	E <sub>A</sub>	<del>-</del>	-1	0	1	dB
Minimum load	RL	Vo=2Vrms, LOUT, ROUT	5	-	-	ΚΩ
DC offset	$V_{DCO}$	0dB to +11.25dB	-	3	10	mV
Volume Control						
Input resistance	R <sub>IN</sub>	VOL=0dB	13	20	27	ΚΩ
Min. attenuation	A <sub>VMIN</sub>	-	-1	0	1	dB
Max. attenuation	A <sub>VMAX</sub>	-	-75	-78.75	-82	dB
Step resolution	A <sub>STEP</sub>	-	1.15	1.25	1.3	dB
Attenuation set error	E <sub>A</sub>	VOL=0 ~ -70dB	-1	0	1	dB
Speaker Attenuators						
Max. Gain	A <sub>VMIN</sub>	-	-1	0	+1	dB
Max. attenuation	A <sub>VMAX</sub>	-	-36	-37.5	-39	dB
Step resolution	S <sub>STEP</sub>	-	1.15	1.25	1.35	dB
Attenuation set error	E <sub>A</sub>	-	-1	0	1	dB
Output mute attenuation	A <sub>MUTE</sub>	-	-	100	-	dB
DC offset	V <sub>DCO</sub>	0dB to MUTE	-	5	10	mV
Bass Control	, 500		<b>.</b>			l .
Control range	Gb	Max. Boost/Cut	±12	±14	±16	dB
Step resolution	B <sub>STEP</sub>	-	1.7	2	2.3	dB
Feedback resistance	R <sub>B</sub>	-	34	44	58	ΚΩ
Treble Control						ı
Control range	Gt	Max. Boost/Cut	±12	±14	±16	dB
Step resolution	T <sub>STEP</sub>	-	1.7	2	2.3	dB
Loudness Control	· SILF					
Boost gain	G <sub>LD</sub>	Volume=-40dB, F=20Hz	18	20	22	dB
Audio Outputs	<b>O</b> LD	10.0				
Max. output level	V <sub>OMAX</sub>	THD=1%	2.3	2.6	_	Vrms
DC voltage level	V <sub>OUT</sub>	-	0.49	0.5	0.51	VDD
Minimum load	RL	-	5	-	-	ΚΩ
General				L		
		All Gain=0dB, A-weighted	_	100	_	
Signal to noise ratio	SNR	All Gains=0dB, Muted	_	100	_	dBV
		All Gain=0, Vin=1Vrms	-	0.03	0.07	
Distortion	THD —	All Gain=0, Vin=100Vrms	_	0.03	0.03	%
Channel separation	Cs	L to R or R to L channel	90	100	-	dB
I <sup>2</sup> C crosstalk	Ct	I <sup>2</sup> C to audio output		90		dB
Ripple rejection	PSRR	CREF=22µF, F=100Hz	<del>-</del>	75		dB
I <sup>2</sup> C Bus	I OININ	ΟΙΝΕΙ -22μι, I <b>-</b> 100112		13		L GD
Input low voltage	V <sub>IL</sub>	VDD=9V		_	1	V
Input high voltage	VIL	VDD=9V VDD=9V	3		- '	V
Input current		V DD−8 V	<u> </u>	-	+5	μA
SDA pull down voltage	I <sub>IN</sub>	Rpull up=3K, ACK=active	-5	0.4	+0	μA V
SDA puli down voltage	Vack	ripuli up-on, Aun-active	-	0.4	-	V













### Maximum Output Level VS R<sub>LOAD</sub>



Residual Noise





Volume Attenuation


Speaker Attenuation

# **PACKAGE INFORMATION**

# 28-PIN, SOP, 300MIL







Symbol	Min.	Nom.	Max.
Α	-	-	2.65
A1	0.10	-	0.30
b	0.31	-	0.51
С	0.20	-	0.33
D	17.90 BSC		
E	10.30 BSC		
E1	7.50 BSC		
е	1.27 BSC		
L	0.38	-	1.27
θ	0°	-	8°

### Notes:

- 1. Refer to JEDEC MS-013 AE
- 2. All Dimensions are in millimeter.



### **IMPORTANT NOTICE**

Princeton Technology Corporation (PTC) reserves the right to make corrections, modifications, enhancements, improvements, and other changes to its products and to discontinue any product without notice at any time. PTC cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a PTC product. No circuit patent licenses are implied.

Princeton Technology Corp. 2F, 233-1, Baociao Road, Sindian, Taipei 23145, Taiwan Tel: 886-2-66296288

Fax: 886-2-29174598 http://www.princeton.com.tw