
## METAMOC: Modular Execution Time Analysis Using Model Checking


Mads Chr. Olesen <mchro@cs.aau.dk> joint work with Andreas Engelbredt Dalsgaard, Martin Toft, René Rydhof Hansen, Kim Guldstrand Larsen

Aalborg University

July 6th 2010

Introduction •00





combine

Complete model

(UPPAAL model)

Caches

(UPPAAL models)

model check

(UPPAAL)

WCET

Assembly


value analysis (WALi)


Introduction


# Annotated executable Pipeline (UPPAAL model) disassemble (objdump, Dissy) Generate (cache-gen) Annotated executable Pipeline (UPPAAL model) Generate (cache-gen)


Control Flow Graph


(UPPAAL model)




























- Support for pipelines
  - ARM9TDMI
  - ARM7TDMI
  - ATMEL AVR 8-BIT
- Support for instruction/data caches
  - Automatically generated
  - LRU/FIFO replacement policy
- Value analysis for predicting memory accesses
  - Implemented using Weighted Push-Down Systems
  - Inter-procedural
  - Currently syntactic constant-propagation
- Timing anomalies cannot be (consistently) handled
  - Experiments with caches are with LRU caches, not FIFO as on the real ARM9

#### Modelling in METAMOC




Overview of the ARM9 automata


#### Modelling in METAMOC



Sketch of the function automata for a process


#### Modelling in METAMOC






ARM9 overview and sketch of pipeline automata


#### UPPAAL




#### **UPPAAL**



#### **UPPAAL**





#### **UPPAAL** Zones

- Delay is cheap large zones
  - Resilient to different memory wait delays
- Many small steps expensive smaller zones
- Zones can be collapsed, overapproximation

#### miniating non-acterimism

 Since no timing anomalies, cut down on the number of distinct paths as much as possible

UPPAAL, explained

- Pigeonhole optimisations
  - Iterate loops the maximum number of times
- Don't forward jump if path is subset of not jumping
- "Executing more code increases the execution time"
- Can be disabled if timing anomalies present


#### **Experiments**


- Evaluation using WCET benchmark programs from Mälardalen Real-Time Research Centre
  - Applicability
  - Performance
- Discarded a number of programs
  - Floating point operations handled by software routines
  - Dynamic jumps
  - Some programs do not compile for our architectures
- 21 programs for ARM and 19 programs for AVR
- Manually annotated loop bounds

#### Experiments

ARM9 w. LRU caches, 21 benchmarks	
Analysable without caches	21
Analysable with instruction cache	20
Unanalysable, state space explosion	1
Manual modification of instruction cache size	- ī
Analysable with data and instruction cache	19
Unanalysable, state space explosion	2
Manual modification of data cache size	$\bar{2}$
Manual syntax fix of model	1







Relative improvement in WCET for ARM9.

Analysis times in minutes for AVR and ARM9.

#### **Future Work**

- Improvements in model checker technology
  - Our models atypical: more deterministic, longer paths, larger
  - Summarizing long deterministic paths "short-cuts"
  - Parallel/Distributed model checking
  - Guiding the search A\*
- Data sensitivity/flow facts
  - Track values of registers in model
- Timing anomalies
  - Introduces more non-determinism
  - Improving model checker technology
- Schedulability instead of WCET analysis
  - SARTS project has done this for Java bytecode on the JOP processor

#### Thank you for your attention!

Questions?

http://metamoc.dk

- Introduction
  - Overview of METAMOC
  - Current Work
- Modelling Approach
  - Modelling in METAMOC
  - Model Checking using UPPAAL
- UPPAAL, explained
  - UPPAAL Zones
    - Eliminating non-determinism
- 4 Experiments
  - Experiments
- 5 Future Work
  - Future Work