Course: CSC258F

Professor: Steve Engels

Experimenter: Yuhao Yang

Student ID: 1005808057

Lab2

Pre-Lab Report

Part2

Q1: How many rows the truth table need if the truth table is given full?

If there is truth table given in full, the truth table should have 2^6 = 64 rows in total.

2. Draw a schematic to show the 4-to-1 multiplexer by connecting 2-to-1 multiplexers.



3. Build the circuit from previous question in Logisim.



4. Do the test to the circuit to make sure everything is correct.

We can just simply list all possibilities in truth table and make a test vector to test the circuit.




```
#test_vector for part2
u v w x s0 s1 m
0 0 0 0 0 0 0
0 0 0 1 0 0 0
0 0 1 0 0 0 0
0 0 1 1 0 0 0
0 1 0 0 0 0 0
0 1 0 1 0 0 0
0 1 1 0 0 0 0
0 1 1 1 0 0 0
1 0 0 0 0 0 1
1 0 0 1 0 0 1
1 0 1 0 0 0 1
1 0 1 1 0 0 1
1 1 0 0 0 0 1
1 1 0 1 0 0 1
1 1 1 0 0 0 1
1 1 1 1 0 0 1
0 0 0 0 0 1 0
0 0 0 1 0 1 0
0 0 1 0 0 1 1
0 0 1 1 0 1 1
0 1 0 0 0 1 0
0 1 0 1 0 1 0
0 1 1 0 0 1 1
0 1 1 1 0 1 1
1 0 0 0 0 1 0
1 0 0 1 0 1 0
1 0 1 0 0 1 1
1 0 1 1 0 1 1
1 1 0 0 0 1 0
1 1 0 1 0 1 0
1 1 0 0 1 1 1
1 1 0 1 1 1 1
1 1 1 0 1 1 1
1 1 1 1 1 1 1
0 0 0 0 1 0 0
0 0 0 1 1 0 0
0 0 1 0 1 0 0
0 0 1 1 1 0 0
0 1 0 0 1 0 1
0 1 0 1 1 0 1
0 1 1 0 1 0 1
0 1 1 1 1 0 1
1 0 0 0 1 0 0
1 0 0 1 1 0 0
1 0 1 0 1 0 0
1 0 1 1 1 0 0
1 1 0 0 1 0 1
1 1 0 1 1 0 1
1 1 1 0 1 0 1
1 1 1 1 1 0 1
0 0 0 0 1 1 0
0 0 0 1 1 1 1
0 0 1 0 1 1 0
0 0 1 1 1 1 1
0 1 0 0 1 1 0
0 1 0 1 1 1 1
0 1 1 0 1 1 0
0 1 1 1 1 1 1
1 0 0 0 1 1 0
1 0 0 1 1 1 1
1 0 1 0 1 1 0
1 0 1 1 1 1 1
1 1 0 0 1 1 0
1 1 0 1 1 1 1
1 1 1 0 1 1 0
1 1 1 1 1 1 1
```

5. Map the Logisim design to the DE1-SoC board inputs and outputs.



s0 mapped SW_9
s1 mapped SW_8
u mapped SW_0
v mapped SW_1
w mapped SW_2
x mapped SW_3
m apped $LEDR_0$

Part3

1. Write the expressions of each segment of the 7-segment decoder by optimizing the k-map of each segment.

HEX[0]:



HEX[1]:



HEX[2]:



segment 2

Truth Table:

C_3	C_2	C_1	C_0	HEX[2]
0	0	0	0	1
0	0	0	1	1
0	0	1	0	0
0	0	1	1	1
0	1	0	0	1
0	1	0	1	1
0	1	1	0	1
0	1	1	1	1
1	0	0	0	1
1	0	0	1	1
1	0	1	0	1
1	0	1	1	1
1	1	0	0	0
1	1	0	1	1
1	1	1	0	0
1	1	1	1	0

karnaugh maps:

	$\overline{C_1}\cdot\overline{C_0}$	$\overline{C_1}\cdot C_0$	$C_1\cdot C_0$	$C_1\cdot\overline{C_0}$
$\overline{C_3}\cdot\overline{C_2}$	1	1	1	0
$\overline{C_3}\cdot C_2$	1	1	1	1
$C_3\cdot C_2$	0	1	0	0
$C_3\cdot\overline{C_2}$	1	1	1	1

Expression from k-map (HEX[2])

$HEX[2] = \overline{C_3}\cdot\overline{C_1} + \overline{C_3}\cdot C_0 + \overline{C_1}\cdot C_0 + \overline{C_3}\cdot C_2 + C_3\cdot\overline{C_2}$

HEX[3]:



segment 3

Truth Table:

C_3	C_2	C_1	C_0	HEX[3]
0	0	0	0	1
0	0	0	1	0
0	0	1	0	1
0	0	1	1	1
0	1	0	0	0
0	1	0	1	1
0	1	1	0	1
0	1	1	1	0
1	0	0	0	1
1	0	0	1	0
1	0	1	0	0
1	0	1	1	1
1	1	0	0	1
1	1	0	1	1
1	1	1	0	1
1	1	1	1	0

karnaugh maps:

	$\overline{C_1}\cdot\overline{C_0}$	$\overline{C_1}\cdot C_0$	$C_1\cdot C_0$	$C_1\cdot\overline{C_0}$
$\overline{C_3}\cdot\overline{C_2}$	1	0	1	1
$\overline{C_3}\cdot C_2$	0	1	0	1
$C_3\cdot C_2$	1	1	0	1
$C_3\cdot\overline{C_2}$	1	0	1	0

Expression from k-map (HEX[3])

$HEX[3] = \overline{C_3}\cdot\overline{C_2}\cdot\overline{C_0} + \overline{C_2}\cdot C_1\cdot C_0 + C_2\cdot\overline{C_1}\cdot C_0 + C_3\cdot\overline{C_1}\cdot\overline{C_0} + C_2\cdot C_1\cdot\overline{C_0}$

HEX[4]:



C_3	C_2	C_1	C_0	HEX[4]
0	0	0	0	1
0	0	0	1	0
0	0	1	0	1
0	0	1	1	0
0	1	0	0	0
0	1	0	1	0
0	1	1	0	1
0	1	1	1	0
1	0	0	0	1
1	0	0	1	0
1	0	1	0	1
1	0	1	1	1
1	1	0	0	1
1	1	0	1	1
1	1	1	0	1
1	1	1	1	1

	$\overline{C_1}\cdot\overline{C_0}$	$\overline{C_1}\cdot C_0$	$C_1\cdot C_0$	$C_1\cdot\overline{C_0}$
$\overline{C_3}\cdot\overline{C_2}$	1	0	0	1
$\overline{C_3}\cdot C_2$	0	0	0	1
$C_3\cdot C_2$	1	1	1	1
$C_3\cdot\overline{C_2}$	1	0	1	1

HEX[5]:



C_3	C_2	C_1	C_0	HEX[5]
0	0	0	0	1
0	0	0	1	0
0	0	1	0	0
0	0	1	1	0
0	1	0	0	1
0	1	0	1	1
0	1	1	0	1
0	1	1	1	0
1	0	0	0	1
1	0	0	1	1
1	0	1	0	1
1	0	1	1	1
1	1	0	0	1
1	1	0	1	0
1	1	1	0	1
1	1	1	1	1

	$\overline{C_1}\cdot\overline{C_0}$	$\overline{C_1}\cdot C_0$	$C_1\cdot C_0$	$C_1\cdot\overline{C_0}$
$\overline{C_3}\cdot\overline{C_2}$	1	0	0	0
$\overline{C_3}\cdot C_2$	1	1	0	1
$C_3\cdot C_2$	1	0	1	1
$C_3\cdot\overline{C_2}$	1	1	1	1

HEX[6]:



The six pictures above are all staff for question1.

2. Build the circuit for the 7-segment decoder in Logisim taking advantage of the aforementioned expressions.

All circuit are in file part3_circuit.circ. Please check it in file.

3. Show the correctness of 7-segment implementation.

HEX[0]



HEX[1]


Logisim-evolution File Edit Project Simulate FPGA Window Help
Thu Oct 1 8:13:25 PM Martin Yang
Logisim-evolution: hex_1 of hex (v 3.3.0)
Design Simulate
hex*
main
hex_0
hex_1
hex_2
hex_3
hex_4
hex_5
hex_6
Wiring
Gates
Plexers
Arithmetic
Memory
Input/Output
TTL
TCL
BFH mega functions
Input/Output-Extra
Properties State
Circuit: hex_1
VHDL Verilog
Circuit Name hex_1
Shared Label
Shared Label Facing East
Shared Label Font SansSerif Bold 16
Appearance Logisim-Evolution
Use fixed box-size Yes
VHDL architecture file ...
Zoom and grid control:
100%
Auto 100%
HEX[1]
c0
c1
c2
c3
hex1
Logisim: Test Vector hex_1 of hex
Passed: 16 Failed: 0
status c3 c2 c1 c0 hex1
pass 0 0 0 0 1
pass 0 0 0 1 1
pass 0 0 1 0 1
pass 0 0 1 1 1
pass 0 1 0 0 1
pass 0 1 0 1 0
pass 0 1 1 0 0
pass 0 1 1 1 1
pass 1 0 0 0 1
pass 1 0 0 1 1
pass 1 0 1 0 1
pass 1 0 1 1 0
pass 1 1 0 0 0
pass 1 1 0 1 1
pass 1 1 1 0 0
pass 1 1 1 1 0
Load Vector Run Stop Reset

HEX[2]


Logisim-evolution File Edit Project Simulate FPGA Window Help
Thu Oct 1 8:28:27 PM Martin Yang
Logisim-evolution: hex_2 of hex (v 3.3.0)
Design Simulate
hex
main
hex_0
hex_1
hex_2
hex_3
hex_4
hex_5
hex_6
Wiring
Gates
Plexers
Arithmetic
Memory
Input/Output
TTL
TCL
BFH mega functions
Input/Output-Extra
Properties State
Circuit: hex_2
VHDL Verilog
Circuit Name hex_2
Shared Label
Shared Label Facing East
Shared Label Font SansSerif Bold 16
Appearance Logisim-Evolution
Use fixed box-size Yes
VHDL architecture file ...
Zoom and grid control:
100%
Auto 100%
HEX[2]
c0
c1
c2
c3
hex2
Logisim: Test Vector hex_2 of hex
Passed: 0 Failed: 0
status c3 c2 c1 c0 hex2
0 0 0 0 1
0 0 0 1 1
0 0 1 0 0
0 0 1 1 1
0 1 0 0 1
0 1 0 1 1
0 1 1 0 1
0 1 1 1 1
1 0 0 0 1
1 0 0 1 1
1 0 1 0 1
1 0 1 1 1
1 1 0 0 0
1 1 0 1 1
1 1 1 0 0
1 1 1 1 0
Load Vector Run Stop Reset

HEX[3]


Logisim-evolution File Edit Project Simulate FPGA Window Help
Thu Oct 1 7:53:40 PM Martin Yang
Logisim-evolution: hex_3 of hex (v 3.3.0)
Design Simulate
hex*
main
hex_0
hex_1
hex_2
hex_3
Wiring
Gates
Plexers
Arithmetic
Memory
Input/Output
TTL
TCL
BFH mega functions
Input/Output-Extra
System On Chip components
Properties State
Selection: Label
VHDL Verilog
Text HEX[3]
Font SansSerif Plain 20
Horizontal Alignment Center
Vertical Alignment Base
Zoom and grid control:
100%
Auto 100%
HEX[3]
c0
c1
c2
c3
hex3
Logisim: Test Vector hex_3 of hex
Passed: 16 Failed: 0
status c3 c2 c1 c0 hex3
pass 0 0 0 0 1
pass 0 0 0 1 0
pass 0 0 1 0 1
pass 0 0 1 1 1
pass 0 1 0 0 0
pass 0 1 0 1 1
pass 0 1 1 0 1
pass 0 1 1 1 0
pass 1 0 0 0 1
pass 1 0 0 1 0
pass 1 0 1 0 0
pass 1 0 1 1 1
pass 1 1 0 0 1
pass 1 1 0 1 1
pass 1 1 1 0 1
pass 1 1 1 1 0
Load Vector Run Stop Reset

HEX[4]


Logisim-evolution File Edit Project Simulate FPGA Window Help
Thu Oct 1 8:32:56 PM Martin Yang
Logisim-evolution: hex_4 of hex (v 3.3.0)
Design Simulate
hex*
main
hex_0
hex_1
hex_2
hex_3
hex_4
hex_5
hex_6
Wiring
Gates
Plexers
Arithmetic
Memory
Input/Output
TTL
TCL
BFH mega functions
Input/Output-Extra
Properties State
Selection: Pin "hex4"
VHDL Verilog
Facing West
Output? Yes
Data Bits 1
Three-state? No
Pull Behavior Unchanged
Label hex4
Label Font SansSerif Bold 16
Radix Binary
Appearance Arrow shapes
Zoom and grid control:
100%
Auto 100%
HEX[4]
c0
c1
c2
c3
hex4
Logisim: Test Vector hex_4 of hex
Passed: 16 Failed: 0
status c3 c2 c1 c0 hex4
pass 0 0 0 0 1
pass 0 0 0 1 0
pass 0 0 1 0 1
pass 0 0 1 1 0
pass 0 1 0 0 0
pass 0 1 0 1 0
pass 0 1 1 0 1
pass 0 1 1 1 0
pass 1 0 0 0 1
pass 1 0 0 1 0
pass 1 0 1 0 1
pass 1 0 1 1 1
pass 1 1 0 0 1
pass 1 1 0 1 1
pass 1 1 1 0 1
pass 1 1 1 1 1
Load Vector Run Stop Reset

HEX[5]


Logisim-evolution File Edit Project Simulate FPGA Window Help Thu Oct 1 8:37:47 PM Martin Yang
Logisim-evolution: hex_5 of hex (v 3.3.0)
Design Simulate
hex*
main
hex_0
hex_1
hex_2
hex_3
hex_4
hex_5
hex_6
Wiring
Gates
Plexers
Arithmetic
Memory
Input/Output
TTL
TCL
BFH mega functions
Input/Output-Extra
Properties State
Selection: Label
VHDL Verilog
Text HEX[5]
Font SansSerif Plain 20
Horizontal Alignment Center
Vertical Alignment Base
Zoom and grid control:
100%
Auto 100%
HEX[5]
c0
c1
c2
c3
hex5
Logisim: Test Vector hex_5 of hex
Passed: 16 Failed: 0
status c3 c2 c1 c0 hex5
pass 0 0 0 0 1
pass 0 0 0 1 0
pass 0 0 1 0 0
pass 0 0 1 1 0
pass 0 1 0 0 1
pass 0 1 0 1 1
pass 0 1 1 0 1
pass 0 1 1 1 0
pass 1 0 0 0 1
pass 1 0 0 1 1
pass 1 0 1 0 1
pass 1 0 1 1 1
pass 1 1 0 0 1
pass 1 1 0 1 0
pass 1 1 1 0 1
pass 1 1 1 1 1
Load Vector Run Stop Reset

HEX[6]


Logisim-evolution File Edit Project Simulate FPGA Window Help Thu Oct 1 8:43:51 PM Martin Yang
Logisim-evolution: hex_6 of hex (v 3.3.0)
Design Simulate
hex*
main
hex_0
hex_1
hex_2
hex_3
hex_4
hex_5
hex_6
Wiring
Gates
Plexers
Arithmetic
Memory
Input/Output
TTL
TCL
BFH mega functions
Input/Output-Extra
Properties State
Selection: Label
VHDL Verilog
Text HEX[6]
Font SansSerif Plain 20
Horizontal Alignment Center
Vertical Alignment Base
Zoom and grid control:
100%
Auto 100%
HEX[6]
c0
c1
c2
c3
hex6
Logisim: Test Vector hex_6 of hex
Passed: 16 Failed: 0
status c3 c2 c1 c0 hex6
pass 0 0 0 0 0
pass 0 0 0 1 0
pass 0 0 1 0 1
pass 0 0 1 1 1
pass 0 1 0 0 1
pass 0 1 0 1 1
pass 0 1 1 0 1
pass 0 1 1 1 0
pass 1 0 0 0 1
pass 1 0 0 1 1
pass 1 0 1 0 1
pass 1 0 1 1 1
pass 1 1 0 0 0
pass 1 1 0 1 1
pass 1 1 1 0 1
pass 1 1 1 1 1
Load Vector Run Stop Reset

Last Result


Sublime Text File Edit Selection Find View Goto Tools Project Window Help
Thu Oct 1 10:08:05 PM Martin Yang
Logisim-evolution: main of hex (v 3.3.0)
Design
Simulate
Controlled Buffer
Controlled Inverter
PLA
Plexers
Arithmetic
Memory
Input/Output
Button
Dip switch
Joystick
Keyboard
LED
RGBLED
7-Segment Display
Hex Digit Display
LED Matrix
TTY
Port I/O
Properties
State
Pin
VHDL
Verilog
Facing East
Output? No
Data Bits 1
Three-state? No
Pull Behavior Unchanged
Label c3
Label Font SansSerif Bold 16
Radix Binary
Appearance Arrow shapes
Zoom and grid control:
80%
Auto
100%
c0
c1
c2
c3
hex_0
hex_1
hex_2
hex_3
hex_4
hex_5
hex_6