

Course: CSC258F

Professor: Steve Engels

Experimenter: Yuhao Yang

Student ID: 1005808057

# Lab2


## Pre-Lab Report

## Part2


Q1: How many rows the truth table need if the truth table is given full?

***If there is truth table given in full, the truth table should have  $2^6 = 64$  rows in total.***

2. Draw a schematic to show the 4-to-1 multiplexer by connecting 2-to-1 multiplexers.




3. Build the circuit from previous question in Logisim.



4. Do the test to the circuit to make sure everything is correct.


*We can just simply list all possibilities in truth table and make a test vector to test the circuit.*



#test\_vector for part2

u	v	w	x	s0	s1	m	
1	1	1	0	0	1	1	1
1	1	1	1	0	1	1	1
0	0	0	0	0	0	0	0
0	0	0	1	0	0	0	0
0	0	1	0	0	0	0	0
0	0	1	1	0	0	0	0
0	1	0	0	0	0	0	0
0	1	0	1	0	0	0	0
0	1	1	0	0	0	0	0
0	1	1	1	0	0	0	0
1	0	0	0	0	0	1	1
1	0	0	1	0	0	1	1
1	0	1	0	0	0	1	1
1	0	1	1	0	0	1	1
1	1	0	0	0	0	1	1
1	1	0	1	0	0	1	1
1	1	1	0	0	0	1	1
1	1	1	1	0	0	1	1
0	0	0	0	0	1	0	0
0	0	0	1	0	1	0	0
0	0	1	0	0	1	1	0
0	0	1	1	0	1	1	0
0	1	0	0	0	1	1	0
0	1	0	1	0	1	1	0
0	1	1	0	0	1	1	0
0	1	1	1	0	1	1	0
1	0	0	0	1	1	0	0
1	0	0	1	1	1	0	0
1	0	1	0	1	1	0	0
1	0	1	1	1	1	0	0
1	1	0	0	1	1	0	0
1	1	0	1	1	1	0	0
1	1	1	0	1	1	0	0
1	1	1	1	1	1	0	0
0	0	0	0	1	1	0	0
0	0	0	1	1	1	0	0
0	0	1	0	1	1	0	0
0	0	1	1	1	1	0	0
0	1	0	0	1	1	0	0
0	1	0	1	1	1	0	0
0	1	1	0	1	1	0	0
0	1	1	1	1	1	0	0
1	0	0	0	1	1	0	0
1	0	0	1	1	1	0	0
1	0	1	0	1	1	0	0
1	0	1	1	1	1	0	0
1	1	0	0	1	1	0	0
1	1	0	1	1	1	0	0
1	1	1	0	1	1	0	0
1	1	1	1	1	1	0	0

5. Map the Logisim design to the DE1-SoC board inputs and outputs.



*s0 mapped SW<sub>9</sub>  
s1 mapped SW<sub>8</sub>  
u mapped SW<sub>0</sub>  
v mapped SW<sub>1</sub>  
w mapped SW<sub>2</sub>  
x mapped SW<sub>3</sub>  
m mapped LEDR<sub>0</sub>*

### Part3

1. Write the expressions of each segment of the 7-segment decoder by optimizing the k-map of each segment.

#### HEX[0]:

segment 0

Truth Table:

$C_3$	$C_2$	$C_1$	$C_0$	HEX[0]
0	0	0	0	1
0	0	0	1	0
0	0	1	0	1
0	0	1	1	1
0	1	0	0	0
0	1	0	1	1
0	1	1	0	1
0	1	1	1	1
1	0	0	0	1
1	0	0	1	1
1	0	1	0	1
1	0	1	1	0
1	1	0	0	1
1	1	0	1	0
1	1	1	0	1
1	1	1	1	1

Karnaugh maps:

	$\bar{C}_1 \cdot \bar{C}_0$	$\bar{C}_1 \cdot C_0$	$C_1 \cdot C_0$	$C_1 \cdot \bar{C}_0$
$\bar{C}_3 \cdot \bar{C}_2$	1	0	1	1
$\bar{C}_3 \cdot C_2$	0	1	1	1
$C_3 \cdot C_2$	1	0	1	1
$C_3 \cdot \bar{C}_2$	1	1	0	1

Expression from k-map (HEX[0]):

$$\text{HEX}[0] = \bar{C}_2 \cdot \bar{C}_0 + \bar{C}_3 \cdot C_1 + \bar{C}_3 \cdot C_2 \cdot C_0 + C_2 \cdot C_1 + C_3 + \bar{C}_0 + C_3 \cdot \bar{C}_1 \cdot \bar{C}_0$$

#### HEX[1]:

segment 1

Truth Table:

$C_3$	$C_2$	$C_1$	$C_0$	HEX[1]
0	0	0	0	1
0	0	0	1	1
0	0	1	0	1
0	0	1	1	1
0	1	0	0	1
0	1	0	1	0
0	1	1	0	0
0	1	1	1	1
1	0	0	0	1
1	0	0	1	1
1	0	1	0	1
1	0	1	1	0
1	1	0	0	0
1	1	0	1	1
1	1	1	0	0
1	1	1	1	0

Karnaugh maps:

	$\bar{C}_1 \cdot \bar{C}_0$	$\bar{C}_1 \cdot C_0$	$C_1 \cdot C_0$	$C_1 \cdot \bar{C}_0$
$\bar{C}_3 \cdot \bar{C}_2$	1	1	1	1
$\bar{C}_3 \cdot C_2$	1	0	1	0
$C_3 \cdot C_2$	0	1	0	0
$C_3 \cdot \bar{C}_2$	1	1	0	1

Expression from k-map (HEX[1]):

$$\text{HEX}[1] = \bar{C}_3 \cdot \bar{C}_2 + \bar{C}_1 \cdot \bar{C}_0 + \bar{C}_3 \cdot \bar{C}_1 \cdot \bar{C}_0 + C_3 \cdot \bar{C}_1 \cdot C_0 + \bar{C}_3 \cdot C_1 \cdot C_0$$

## HEX[2]:

segment 2

Truth Table:

$C_3$	$C_2$	$C_1$	$C_0$	HEXC2
0	0	0	0	1
0	0	0	1	1
0	0	1	0	0
0	0	1	1	1
0	1	0	0	1
0	1	0	1	1
0	1	1	0	1
0	1	1	1	1
1	0	0	0	1
1	0	0	1	1
1	0	1	0	1
1	0	1	1	1
1	1	0	0	1
1	1	0	1	0
1	1	1	0	0
1	1	1	1	0

Karnaugh maps:

	$\overline{C_1} \cdot \overline{C_0}$	$\overline{C_1} \cdot C_0$	$C_1 \cdot \overline{C_0}$	$C_1 \cdot C_0$
$\overline{C_2} \cdot \overline{C_3}$	1	1	1	0
$\overline{C_2} \cdot C_3$	1	1	1	1
$C_2 \cdot \overline{C_3}$	0	1	0	0
$C_2 \cdot C_3$	1	1	1	1

Expression from K-map (HEXC2)

$$HEXC2 = \overline{C_3} \cdot \overline{C_1} + \overline{C_3} \cdot C_0 + \overline{C_1} \cdot C_0 + \overline{C_2} \cdot C_2 + C_3 \cdot \overline{C_2}$$

## HEX[3]:

segment 3

Truth Table:

$C_3$	$C_2$	$C_1$	$C_0$	HEXC3
0	0	0	0	1
0	0	0	1	0
0	0	1	0	1
0	0	1	1	1
0	1	0	0	0
0	1	0	1	1
0	1	1	0	1
0	1	1	1	0
1	0	0	0	1
1	0	0	1	0
1	0	1	0	0
1	0	1	1	1
1	1	0	0	1
1	1	0	1	1
1	1	1	0	1
1	1	1	1	0

Karnaugh maps:

	$\overline{C_1} \cdot \overline{C_0}$	$\overline{C_1} \cdot C_0$	$C_1 \cdot \overline{C_0}$	$C_1 \cdot C_0$
$\overline{C_2} \cdot \overline{C_3}$	1	0	1	1
$\overline{C_2} \cdot C_3$	0	1	0	1
$C_2 \cdot \overline{C_3}$	1	1	0	1
$C_2 \cdot C_3$	1	0	1	0

Expression from K-map (HEXC3)

$$HEXC3 = \overline{C_3} \cdot \overline{C_2} \cdot \overline{C_0} + \overline{C_2} \cdot C_1 \cdot C_0 + C_2 \cdot \overline{C_1} \cdot C_0 + C_3 \cdot \overline{C_1} \cdot \overline{C_0} + C_2 \cdot C_1 \cdot \overline{C_0}$$

## HEX[4]:

segment 4

Truth Table:

$C_3$	$C_2$	$C_1$	$C_0$	HEX[4]
0	0	0	0	1
0	0	0	1	0
0	0	1	0	1
0	0	1	1	0
0	1	0	0	0
0	1	0	1	0
0	1	1	0	1
0	1	1	1	0
1	0	0	0	1
1	0	0	1	0
1	0	1	0	1
1	0	1	1	1
1	1	0	0	1
1	1	0	1	1
1	1	1	0	1
1	1	1	1	1

Karnaugh maps:

	$\overline{C_1} \cdot \overline{C_0}$	$\overline{C_1} \cdot C_0$	$C_1 \cdot \overline{C_0}$	$C_1 \cdot C_0$
$\overline{C_2} \cdot \overline{C_3}$	1	0	0	1
$\overline{C_2} \cdot C_3$	0	0	0	1
$C_2 \cdot \overline{C_3}$	1	1	1	1
$C_2 \cdot C_3$	1	0	1	1

Expression from K-map (HEX[4])

$$\text{HEX}[4] = \overline{C_2} \cdot \overline{C_0} + \overline{C_1} \cdot \overline{C_0} + C_3 \cdot C_2 + C_3 \cdot C_1$$

## HEX[5]:

segment 5

Truth Table:

$C_3$	$C_2$	$C_1$	$C_0$	HEX[5]
0	0	0	0	1
0	0	0	1	0
0	0	1	0	0
0	0	1	1	0
0	1	0	0	1
0	1	0	1	1
0	1	1	0	1
0	1	1	1	0
1	0	0	0	1
1	0	0	1	1
1	0	1	0	1
1	0	1	1	1
1	1	0	0	0
1	1	0	1	1
1	1	1	0	1
1	1	1	1	1

Karnaugh maps:

	$\overline{C_1} \cdot \overline{C_0}$	$\overline{C_1} \cdot C_0$	$C_1 \cdot \overline{C_0}$	$C_1 \cdot C_0$
$\overline{C_2} \cdot \overline{C_3}$	1	0	0	0
$\overline{C_2} \cdot C_3$	1	1	0	1
$C_2 \cdot \overline{C_3}$	1	0	1	1
$C_2 \cdot C_3$	1	1	1	1

Expression from K-map (HEX[5])

$$\text{HEX}[5] = \overline{C_1} \cdot \overline{C_0} + \overline{C_2} \cdot \overline{C_0} + \overline{C_3} \cdot C_2 \cdot \overline{C_1} + C_3 \cdot \overline{C_2} + C_3 \cdot C_1$$

## HEX[6]:

segment b

Truth Table:

C <sub>3</sub>	C <sub>2</sub>	C <sub>1</sub>	C <sub>0</sub>	HEX(c6)
0	0	0	0	0
0	0	0	1	0
0	0	1	0	1
0	0	1	1	1
0	1	0	0	1
0	1	0	1	1
0	1	1	0	1
0	1	1	1	0
1	0	0	0	1
1	0	0	1	1
1	0	1	0	1
1	0	1	1	1
1	1	0	0	0
1	1	0	1	1
1	1	1	0	1
1	1	1	1	1

Karnaugh maps:

	$\overline{C_1} \cdot \overline{C_0}$	$\overline{C_1} \cdot C_0$	$C_1 \cdot \overline{C_0}$	$C_1 \cdot C_0$
$\overline{C_3} \cdot \overline{C_2}$	0	0	1	1
$\overline{C_3} \cdot C_2$	1	1	0	1
$C_3 \cdot \overline{C_2}$	0	1	1	1
$C_3 \cdot C_2$	1	1	1	1

Expression from K-map (HEX[6])

$$\text{HEX}[6] = \overline{C_2} \cdot C_1 + \overline{C_3} \cdot C_2 \cdot \overline{C_1} + C_1 \cdot \overline{C_0} + C_3 \cdot C_0 + C_3 \cdot \overline{C_2}$$

The six pictures above are all staff for question 1.

2. Build the circuit for the 7-segment decoder in Logisim taking advantage of the aforementioned expressions.

All circuit are in file part3\_circuit.circ. Please check it in file.

3. Show the correctness of 7-segment implementation.

## HEX[0]

The screenshot shows the Logisim interface with a circuit for HEX[0]. The circuit has four inputs: c0, c1, c2, and c3, each connected to a switch. The circuit uses several 3-input AND gates and a 4-input OR gate to implement the logic for the 7-segment decoder. The output is connected to a hex0 LED.

The test vector window shows the following results:

status	c3	c2	c1	c0	hex0
pass	0	0	0	0	1
pass	0	0	0	1	0
pass	0	0	1	0	1
pass	0	0	1	1	1
pass	0	1	0	0	0
pass	0	1	0	1	1
pass	0	1	1	0	1
pass	0	1	1	1	1
pass	1	0	0	0	1
pass	1	0	0	1	1
pass	1	0	1	0	1
pass	1	0	1	1	0
pass	1	1	0	0	1
pass	1	1	0	1	0
pass	1	1	1	0	1
pass	1	1	1	1	1



## HEX[1]

The screenshot shows the Logisim-evolution interface with the HEX[1] circuit. The circuit has four inputs (c0, c1, c2, c3) and one output (hex1). The test results window shows 16 passed tests and 0 failed tests.

**Circuit Diagram:** The circuit implements a 4-input OR gate. The inputs c0, c1, c2, and c3 are connected to four 2-input AND gates. The outputs of these AND gates are connected to a single 4-input OR gate, which produces the output hex1.

**Test Results:**

status	c3	c2	c1	c0	hex1
pass	0	0	0	0	1
pass	0	0	0	1	1
pass	0	0	1	0	1
pass	0	0	1	1	1
pass	0	1	0	0	1
pass	0	1	0	1	0
pass	0	1	1	0	0
pass	0	1	1	1	1
pass	1	0	0	0	1
pass	1	0	0	1	1
pass	1	0	1	0	1
pass	1	0	1	1	0
pass	1	1	0	0	0
pass	1	1	0	1	1
pass	1	1	1	0	0
pass	1	1	1	1	0

## HEX[2]

The screenshot shows the Logisim-evolution interface with the HEX[2] circuit. The circuit has four inputs (c0, c1, c2, c3) and one output (hex2). The test results window shows 0 passed tests and 0 failed tests.

**Circuit Diagram:** The circuit implements a 4-input OR gate. The inputs c0, c1, c2, and c3 are connected to four 2-input AND gates. The outputs of these AND gates are connected to a single 4-input OR gate, which produces the output hex2.

**Test Results:**

status	c3	c2	c1	c0	hex2
0	0	0	0	0	1
0	0	0	0	1	1
0	0	0	1	0	0
0	0	0	1	1	1
0	0	1	0	0	1
0	0	1	0	1	1
0	0	1	1	0	1
0	0	1	1	1	1
1	0	0	0	0	1
1	0	0	0	1	1
1	0	1	0	0	1
1	0	1	0	1	1
1	1	0	0	0	0
1	1	0	0	1	1
1	1	1	0	0	0
1	1	1	0	1	0



## HEX[3]

The screenshot shows the Logisim-evolution interface for a circuit named 'hex\_3'. The circuit diagram features four input pins labeled c0, c1, c2, and c3, each with a value of 0. These inputs are connected to a network of logic gates (AND, OR, NOT) that produce a single output pin labeled 'hex3' with a value of 0. A test vector window titled 'Logisim: Test Vector hex\_3 of hex' is open, displaying a table of 16 test cases, all of which passed.

Logisim: Test Vector hex\_3 of hex

status	c3	c2	c1	c0	hex3
pass	0	0	0	0	1
pass	0	0	0	1	0
pass	0	0	1	0	1
pass	0	0	1	1	1
pass	0	1	0	0	0
pass	0	1	0	1	1
pass	0	1	1	0	1
pass	0	1	1	1	0
pass	1	0	0	0	1
pass	1	0	0	1	0
pass	1	0	1	0	0
pass	1	0	1	1	1
pass	1	1	0	0	1
pass	1	1	0	1	1
pass	1	1	1	0	1
pass	1	1	1	1	0

## HEX[4]

The screenshot shows the Logisim-evolution interface for a circuit named 'hex\_4'. The circuit diagram features four input pins labeled c0, c1, c2, and c3, each with a value of 0. These inputs are connected to a network of logic gates (AND, OR, NOT) that produce a single output pin labeled 'hex4' with a value of 1. A test vector window titled 'Logisim: Test Vector hex\_4 of hex' is open, displaying a table of 16 test cases, all of which passed.

Logisim: Test Vector hex\_4 of hex

status	c3	c2	c1	c0	hex4
pass	0	0	0	0	1
pass	0	0	0	1	0
pass	0	0	1	0	1
pass	0	0	1	1	0
pass	0	1	0	0	0
pass	0	1	0	1	0
pass	0	1	1	0	1
pass	0	1	1	1	0
pass	1	0	0	0	1
pass	1	0	0	1	0
pass	1	0	1	0	1
pass	1	0	1	1	1
pass	1	1	0	0	1
pass	1	1	0	1	1
pass	1	1	1	0	1
pass	1	1	1	1	1

## HEX[5]

The screenshot shows the Logisim-evolution interface for a circuit named HEX[5]. The circuit has four inputs: c0, c1, c2, and c3. The output is labeled hex5. The circuit is implemented using a combination of AND, OR, and NOT gates. A test vector window is open, showing the results of 16 test cases, all of which passed.

Logisim-evolution: hex\_5 of hex (v 3.3.0)

Test Vector hex\_5 of hex

status	c3	c2	c1	c0	hex5
pass	0	0	0	0	1
pass	0	0	0	1	0
pass	0	0	1	0	0
pass	0	0	1	1	0
pass	0	1	0	0	1
pass	0	1	0	1	1
pass	0	1	1	0	1
pass	0	1	1	1	0
pass	1	0	0	0	1
pass	1	0	0	1	1
pass	1	0	1	0	1
pass	1	0	1	1	1
pass	1	1	0	0	1
pass	1	1	0	1	0
pass	1	1	1	0	1
pass	1	1	1	1	1

## HEX[6]

The screenshot shows the Logisim-evolution interface for a circuit named HEX[6]. The circuit has four inputs: c0, c1, c2, and c3. The output is labeled hex6. The circuit is implemented using a combination of AND, OR, and NOT gates. A test vector window is open, showing the results of 16 test cases, all of which passed.

Logisim-evolution: hex\_6 of hex (v 3.3.0)

Test Vector hex\_6 of hex

status	c3	c2	c1	c0	hex6
pass	0	0	0	0	0
pass	0	0	0	1	0
pass	0	0	1	0	1
pass	0	0	1	1	1
pass	0	1	0	0	1
pass	0	1	0	1	1
pass	0	1	1	0	1
pass	0	1	1	1	0
pass	1	0	0	0	1
pass	1	0	0	1	1
pass	1	0	1	0	1
pass	1	0	1	1	1
pass	1	1	0	0	0
pass	1	1	0	1	1
pass	1	1	1	0	1
pass	1	1	1	1	1

## Last Result

