Lab 6 Preparation


Lab 6 Components

- Part I: Create a Finite State Machine
 - Make a clocked sequence recognizer.
- Part II: Control a datapath
 - Combine datapath + FSM to perform ALU functions.
- Part III: Divider (bonus)
 - Dividing number using a simple adder/subtractor
 - This is a bonus part, for those who are looking for a little extra challenge ©
 - You can still get full marks for leaving this out, and 10 marks out of 8 for completing it perfectly.

Part I: Finite State Machine

Sequence recognizer:


- Make output high if the sequence 1111 or 1101 was seen on the input.
- Starter circuit provided!
 - Assign flip-flop values to each state in diagram
 - Create state logic to assign new flip-flop values based on previous values.
 - Many ways to do this!





Part II: Datapath Control

- Recall the ALU datapath example we did in class.
 - This is the same thing <a>©
- We provide the datapath circuit, you provide the FSM for the controller.




- Controller turns the datapath signals on or off to:
 - Move data from registers to the ALU
 - Perform an ALU operation
 - Store the result back into a destination register.

Part II: Datapath Control


Steps to follow:

- Determine how to load registers with starting values. Then figure out how to move the data values around to accumulate the final result.
- For each of the data movements above, determine which control signals need to be turned on or off to make that movement happen.
- 3. Make a finite state machine that implements the state sequence from the preceding step, where each state emits the control signals to the datapath.



Part III: Divider Circuit

- Note: This part is optional, but can be done for bonus marks in the course.
- Basic idea from decimal long division:
 - From left to right, find where the divisor can be subtracted from the dividend.
 - Doing this in binary is simpler, except that we keep the divisor static, and move everything else!



Thoughts for Lab 6

- You're all grown up now.
- The only restriction for Lab 6 is that you must use the datapath that we provide and not change it.
- Beyond that, there are no limitations to the implementation approach that you use.
 - You can use the files that we provide, or not.
 - You can implement your FSM the way we did in class, or not.

Thoughts for Lab 6

- The one thing we will check this week is the readibilty and modularity of your design.
 - If your *.circ file is getting full and/or complicated, break it up into smaller modules (like helper functions).
 - The collection of modules we provide for each datapath signal is a guide to this (but not a required approach).
 - Your modules should contain circuits that are simple and compact, either through module creation or an elegant design approach.
 - Consider using the Tunnel (under Wiring) to make connections across long distances:
 - http://www.cburch.com/logisim/docs/2.6.o/en/libs/base/tunnel. html
- Only submit the modules that you use.