

# **Bootcode Document for TUSB5052 USB/Serial Bridge Controller**

# User's Guide

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2004, Texas Instruments Incorporated

### **Preface**

### **Read This First**

#### About This Manual

This user's guide contains pertinent information about the bootcode process of the TUSB5052.

#### How to Use This Manual

□ Chapter 1—Introduction
 □ Chapter 2—TUSB5052 USB Firmware Flow
 □ Chapter 3—Function
 □ Chapter 4—Bootcode Defaults

☐ Chapter 6—Programming Considerations and Bootcode File List

☐ Chapter 5—Header Format and Vendor USB Request

### **Notational Conventions**

This document uses the following conventions.

This document contains the following chapters:

☐ Program listings, program examples, and interactive displays are shown in a special typeface similar to a typewriter's. Examples use a bold version of the special typeface for emphasis; interactive displays use a bold version of the special typeface to distinguish commands that you enter from items that the system displays (such as prompts, command output, error messages, etc.).

Here is a sample program listing:

```
      0011
      0005
      0001
      .field
      1, 2

      0012
      0005
      0003
      .field
      3, 4

      0013
      0005
      0006
      .field
      6, 3

      0014
      0006
      .even
```

Here is an example of a system prompt and a command that you might enter:

```
C: csr -a /user/ti/simuboard/utilities
```

In syntax descriptions, the instruction, command, or directive is in a bold
typeface font and parameters are in an italic typeface. Portions of a syntax
that are in <b>bold</b> should be entered as shown; portions of a syntax that are
in italics describe the type of information that should be entered. Here is
an example of a directive syntax:

#### .asect "section name", address

.asect is the directive. This directive has two parameters, indicated by section name and address. When you use .asect, the first parameter must be an actual section name, enclosed in double quotes; the second parameter must be an address.

Square brackets ([ and ]) identify an optional parameter. If you use an optional parameter, you specify the information within the brackets; you don't enter the brackets themselves. Here's an example of an instruction that has an optional parameter:

#### LALK 16-bit constant [, shift]

The LALK instruction has two parameters. The first parameter, *16-bit constant*, is required. The second parameter, *shift*, is optional. As this syntax shows, if you use the optional second parameter, you must precede it with a comma.

Square brackets are also used as part of the pathname specification for VMS pathnames; in this case, the brackets are actually part of the pathname (they are not optional).

☐ Braces ({ and }) indicate a list. The symbol | (read as *or*) separates items within the list. Here's an example of a list:

```
{ * | *+ | *- }
```

This provides three choices: \*, \*+, or \*-.

Unless the list is enclosed in square brackets, you must choose one item from the list.

Some directives can have a varying number of parameters. For example, the .byte directive can have up to 100 parameters. The syntax for this directive is:

```
.byte value<sub>1</sub> [, ... , value<sub>n</sub>]
```

This syntax shows that .byte must have at least one value parameter, but you have the option of supplying additional value parameters, separated by commas.

#### **FCC Warning**

This equipment is intended for use in a laboratory test environment only. It generates, uses, and can radiate radio frequency energy and has not been tested for compliance with the limits of computing devices pursuant to subpart J of part 15 of FCC rules, which are designed to provide reasonable protection against radio frequency interference. Operation of this equipment in other environments may cause interference with radio communications, in which case the user at his own expense will be required to take whatever measures may be required to correct this interference.

# **Contents**

1	1.1 1.2 1.3 1.4 1.5 1.6	Bootcode Main Program Interrupt Service Routine Control (Setup) Endpoint Handler Input Endpoint 0 Interrupt Handler Output Endpoint 0 Handler Output Endpoint 1 Handler	1-2 1-4 1-6 1-6 1-7
2	TUSE	35052 USB Firmware Flow	2-1
	2.1	Control Write Transfer With Data	2-2
	2.2	Control Write Without Data	2-2
	2.3	Control Read Transfer	2-3
3	Func	tion	2₋1
3	3.1	Bootcode Functional Module List	
	0.1	3.1.1 Bootcode.c File	
		3.1.2 I2C.c File	
		3.1.3 Header.c File	
	D 1	and Defaults	
4	4.1	Code Default Hub Settings	
	4.1	Default Hub Settings	
	4.2	Default bookcode Settlings	4-4
5	Head	er Format and Vendor USB Request	
	5.1	Header Format	
		5.1.1 Product Signature	
		5.1.2 Descriptor	
		5.1.3 Descriptor Prefix	
	<b>5</b> 0	5.1.4 Descriptor Content	
	5.2	Examples	
	5.3	5.2.1 USB Info Basic Descriptor	
	5.5	5.3.1 Get Bootcode Status	
		5.3.2 Execute Firmware	
		5.3.3 Get Firmware Revision	
		5.3.4 Prepare for Header Update	
	5.4	Update Header	
	5.5	Reboot	
	5.6	Force Execute Firmware	
	5.7	External Memory Read	5-7

### Contents

	5.8 5.9 5.10 5.11	External Memory Write  I <sup>2</sup> C Memory Read  I <sup>2</sup> C Memory Write  Internal ROM Memory Read	. 5-8 . 5-9
6	Progr	ramming Considerations and Bootcode File List	. 6-1
	6.1	Programming Considerations	
		6.1.1 USB Requests	. 6-2
		6.1.2 Interrupt Handling Routine	
	6.2	File List	
		6.2.1 Bootcode.c Main Program	. 6-4
		6.2.2 I2C.c I <sup>2</sup> C Routines	6-25
	6.3	header.c I <sup>2</sup> C Header Routines	6-32
	6.4	tusb5052.h UMP-Related Header File	6-38
	6.5	usb.h USB-Related Header File	6-52
	6.6	types.h Type Definition Header File	6-55
	6.7	i2c.h I <sup>2</sup> C-Related Header File	6-56
	6.8	header.h I <sup>2</sup> C Header-Process-Related Header File	6-58

# **Figures**

1–1 1–2 1–3 1–4 1–5 1–6 2–1 2–2	Main Routine Interrupt Service Routine Control (Setup) Endpoint Handler Input Endpoint 0 Interrupt Handler Output Endpoint 1 Interrupt Handler Control Write Transfer With Data Control Read Without Data Control Read	
		Tables
2–1	Boot Code Response to Control Write Without Data	
2–2	Boot Code Response to Control Read	
4–1	Hub Descriptor	
4–2	Device Descriptor	
4–3 4–4	Configuration Descriptor	
4-4 4-5	Interface Descriptor	
4-5 4-6	Device Descriptor	
4–0 4–7	Configuration Descriptor	
4–7 4–8	Interface Descriptor	
4–9	Output Endpoint 1 Descriptor	
5–1	USB Info Basic Descriptor	
_	•	
5–2	USB Info Basic and Firmware Basic Descriptor	

### Introduction

Chapter 1 illustrates the bootcode process with bootcode flow charts. It contains a description of the TUSB5052 bootcode document main program and a flow chart of the interrupt service routine, control (setup) endpoint handler, input endpoint 0 interrupt handler, output endpoint 0 handler, and the output endpoint 1 handler.

Горіс	C P	age
1.1	Bootcode Main Program	1-2
1.2	Interrupt Service Routine	1-4
1.3	Control (Setup) Endpoint Handler	1-6
1.4	Input Endpoint 0 Interrupt Handler	1-6
1.5	Output Endpoint 0 Handler	1-7
1.6	Output Endpoint 1 Handler	1-7

### 1.1 Bootcode Main Program


After power-on reset, the bootcode copies predefined USB descriptors to the shared RAM. The first USB descriptor is the device descriptor. It describes the embedded function class, vendor ID, product ID, etc. The second USB descriptor is the configuration descriptor, which contains information such as how the device is powered, the number of configurations available, type and number of interfaces, and end-point descriptors. From these two descriptors, Windows loads the necessary device drivers and performs pertinent actions.

Vendor and product IDs are crucial to the bootcode. Windows gets VID and PID through the standard USB device request and then tries to match the two IDs with its own database. If Windows finds them in the database, it loads the corresponding device driver. If it is not able to match the IDs it provides a prompt directing the user to provide the driver disks, which contain the INF files.

Once the bootcode finishes copying descriptors, it looks for the EEPROM on the I<sup>2</sup>C port. If a valid signature is found, it reads the data type byte. If the data type is application code, it downloads the code to an external data space. Once the code is loaded and the checksum is correct, bootcode releases control to the application code. If the data contains USB device information, the bootcode interprets the data and copies it to hub registers and to the embedded function device descriptor, if the checksum is correct. If the data does not contain USB device information, bootcode restores predefined settings to the hub register and device descriptor.

After the bootcode updates the hub register and device descriptor, it sets up for a USB transaction and connects itself to the USB. It remains there until the host drivers download the application code. Once complete, it disconnects from the USB and releases control to the application code. Figure 1–1 illustrates bootcode operation.

Figure 1–1. Main Routine




### 1.2 Interrupt Service Routine

Interrupt service is generated from external interrupt 0. TUSB5052 uses this interrupt for internal peripherals. This interrupt consists of input/output endpoints, setup packet, I<sup>2</sup>C, UART, printer port, and DMA.

The main service routine confirms the source of interrupt then notifies corresponding functions. Once interrupt is performed, the main service routine clears INTVEC registers to inform hardware that the service is complete, then releases control back to the main program. Figure 1–2 illustrates how each service is processed.


Figure 1–2. Interrupt Service Routine



### 1.3 Control (Setup) Endpoint Handler

Once bootcode receives a setup packet from the host, a control packet interrupt handler acquires control from the interrupt service routine. This handler processes the incoming packet, performs the appropriate action, then returns control to the interrupt service routine, as shown in Figure 1–3.


Figure 1–3. Control (Setup) Endpoint Handler



### 1.4 Input Endpoint 0 Interrupt Handler

Figure 1–4 illustrates the process of sending data back to the host. If the last packet is sent, the handler stalls the input endpoint, which prevents the host from getting more data.


Figure 1–4. Input Endpoint 0 Interrupt Handler



### 1.5 Output Endpoint 0 Handler

Figure 1–5 demonstrates the process bootcode uses to deal with an output endpoint 0 interrupt. Because bootcode does not support control write with a data stage, it merely clears the NAK bit in the handler.


Figure 1–5. Output Endpoint 0 Interrupt Handler



### 1.6 Output Endpoint 1 Handler

The application code is downloaded from output endpoint 1, as shown in Figure 1–6. This endpoint supports double buffered. Therefore, it switches to the other buffer as soon as the current buffer receives data from the host.

Figure 1–6. Output Endpoint 1 Interrupt Handler




### **TUSB5052 USB Firmware Flow**

There are three types of control transfers in standard USB requests. Figure 2–1 through Figure 2–3 and Table 2–1 and Table 2–2 demonstrate the process bootcode uses to respond to each control transfer.

Topi	С	Page
2.1	Control Write Transfer With Data	2-2
2.2	Control Write Without Data	2-2
2.3	Control Read Transfer	2-3

### 2.1 Control Write Transfer With Data (Bootcode does not support this)

Figure 2-1. Control Write Transfer With Data




### 2.2 Control Write Without Data

Table 2-1. Boot Code Response to Control Write Without Data

Control Write Without Data	Action In Boot Code
Clear feature of device	Stall endpoint
Clear feature of interface	Stall endpoint
Clear feature of endpoint	Clear stall on requested endpoint
Set feature of device	Set remote wake-up feature
Set feature of interface	Stall endpoint
Set feature of endpoint	Stall requested endpoint
Set address	Set device address
Set descriptor	Stall endpoint
Set configuration	Set bConfiguredFlag
Set interface	Stall endpoint
Synchronization frame	Stall endpoint

Figure 2-2. Control Read Without Data




### 2.3 Control Read Transfer

Table 2-2. Boot Code Response to Control Read

Control Read	Action In Boot Code
Get status of device	Return remote wake-up and power status
Get status of interface	No action and return zero
Get status of endpoint	Return the endpoint status (stall or not)
Get descriptor of device	Return device descriptor
Get descriptor of configuration	Return configuration descriptor
Get descriptor of string	Illegal requests, stall endpoint
Get descriptor of interface	Illegal requests, stall endpoint
Get descriptor of endpoint	Illegal requests, stall endpoint
Get configuration	Return bConfiguredFlag value
Get interface	No action and return zero

Figure 2-3. Control Read




### **Function**

Chapter 3 contains a bootcode module list with a functional description of each bootcode module.

Topic		Page
3.1	<b>Bootcode Functional Module List</b>	3-2

#### 3.1 Bootcode Functional Module List

### 3.1.1 Bootcode.c File



		Interrupt [0x03] VOID EX0_int(VOID) All UMP-related interrupts are performed in this routine. It reads in vector numbers in order to determine the type of interrupt and notifies the appropriate functions.
		<b>VOID main(VOID)</b> This is performed by the interrupt service routine when a setup packet is received. It presets some variables then contacts the Endpoint0Control() function.
3.1.2	I2C.c File	
		<b>VOID I2CSetBusSpeed(BYTE bBusSpeed)</b> This function sets the I <sup>2</sup> C speed. If bBusSpeed is 1, the I <sup>2</sup> C bus operates at 400 kHz.
		BYTE I2CSetMemoryType(VOID) This function sets the I <sup>2</sup> C memory type. The ranges are from 0x01, Type I, to 0x03, Type III device.
		BYTE I2CWaitForRead(VOID) Wait routine for I <sup>2</sup> C read
		BYTE I2CWaitForWrite(VOID) Wait routine for I <sup>2</sup> C write
		BYTE I2CRead(BYTE bDeviceAddress, WORD wAddress, WORD wNumber, PBYTE pbDataArray) This routine reads from one to wNumber of bytes.
		BYTE I2CWrite(BYTE bDeviceAddress, WORD wAddress, WORD wNumber, PBYTE pbDataArray) This routine writes from one to wNumber of bytes. It is possible that some I <sup>2</sup> C devices have physical limitations for the number of bytes that can be written each time. See the I <sup>2</sup> C device data sheet.
3.1.3	Header.c File	
		BYTE headerCheckProductIDonI2C(VOID) This function checks for a valid ID on the I <sup>2</sup> C device.
		BYTE headerSearchForValidHeader(VOID) Checks for a valid signature.
		BYTE headerGetDataType(WORD wNumber) Delivers the data type indexed by a wNumber.
		BYTE LoadFirmwareBasicFromI2C(VOID) Loads the firmware from the I <sup>2</sup> C device.
		BYTE LoadUsbInfoBasicFromI2C(VOID) Loads the USB data from the I <sup>2</sup> C device.
		BYTE headerProcessCurrentDataType(VOID) Checks the data type and processes the data.
		WORD headerReturnFirmwareRevision(VOID) This function returns the current firmware revision.

### **Bootcode Defaults**

Chapter 4 lists the defaults used for hub and bootcode settings. There are tables in each category that list the offset, field, size, and value, and provide short descriptions for the hub, device, configuration, interface, and interrupt endpoint1 descriptors.

Topic	c Pag	јe
4.1	Default Hub Settings 4-	2
4.2	Default Bootcode Settings 4-	4

### 4.1 Default Hub Settings

Table 4–1. Hub Descriptor

Offset	Field	Size	Value	Description
0	bLength	1	0x09	Size of this descriptor in bytes
1	bDescriptorType	1	0x29	Device descriptor type
2	bNbrPorts	1	6	Number of downstream ports
3	wHubCharacteristics	2	0x0D	[1:0] Power switching = 01 (individual) [2] compound device = 1 [4:3] over-current protection mode = 01 (individual) [15:5] reserved = 0
4	bPwrOn2PwrGood	1	0x32	Time (in 2ms intervals) from power on to power good
6	bHubContrCurrent	1	0x32	Maximum current requirements of the hub controller electronics in mA
7	DeviceRemovable	1	0x60	Device removable
8	PortPwrCtrlMask	1	0xFF	Port power control mask

Table 4–2. Device Descriptor

Offset	Field	Size	Value	Description
0	bLength	1	18	Size of this descriptor in bytes
1	bDescriptorType	1	1	Device descriptor type
2	BcdUSB	2	0x0110	USB spec 1.1
4	bDeviceClass	1	0xFF	Vendor-specific class
5	bDeviceSubClass	1	0	None
6	bDeviceProtocol	1	0	None
7	bMaxPacketSize0	1	8	Max. packet size for endpoint zero
8	ID Vendor	2	0x0451	USB assigned vendor ID = TI
10	ID Product	2	0x2260	2 Functions and 6 ports
12	BCD Device	2	0x0100	Device release number = 1.0
14	iManufacturer	1	0	Index of string descriptor describing manufacturer
15	iProduct	1	0	Index of string descriptor describing product
16	iSerialNumber	1	0	Index of string descriptor describing device serial number
17	bNumConfigurations	1	1	Number of possible configurations

Table 4–3. Configuration Descriptor

Offset	Field	Size	Value	Description
0	bLlength	1	9	Size of this descriptor in bytes
1	bDescriptorType	1	2	Configuration descriptor type
2	wTotalLength	2	25 = 9 + 9 + 7	Total length of data returned for this configuration. Includes the combined length of all descriptors (configuration, interface, endpoint, and class- or vendor-specific) returned for this configuration.
4	bNumInterfaces	1	1	Number of interfaces supported by this configuration
5	bConfigurationValue	1	1	Value to use as an argument to the SetConfiguration() request to select this configuration.
6	iConfiguration	1	0	Index of string descriptor describing this configuration
7	bmAttributes	1	0xA0	Configuration characteristics D7: Reserved (set to one) D6: Self-powered D5: Remote wake-up is supported D4-D0: Reserved (reset to zero)
8	bMaxPower	1	0	This device consumes <i>no</i> power from the bus.

Table 4-4. Interface Descriptor

Offset	Field	Size	Value	Description
0	bLength	1	9	Size of this descriptor in bytes
1	bDescriptorType	1	4	Interface descriptor type
2	bInterfaceNumber	1	0	Number of interfaces. Zero-based value identifying the index in the array of concurrent interfaces supported by this configuration.
3	bAlternateSetting	1	0	Value used to select alternate setting for the interface identified in the prior field
4	bNumEndpoints	1	1	Number of endpoints used by this interface (excluding endpoint zero). If this value is zero, this interface uses the default control pipe.
5	bInterfaceClass	1	0x09	Vendor-specific class
6	bInterfaceSubClass	1	0	
7	bInterfaceProtocol	1	0	
8	iInterface	1	0	Index of string descriptor describing this interface

Table 4–5. Interrupt Endpoint 1 Descriptor

Offset	Field	Size	Value	Description
0	bLength	1	7	Size of this descriptor in bytes
1	bDescriptorType	1	5	Endpoint descriptor type
2	bEndpointAddress	1	0x81	Bits 3-0: The endpoint number Bit 7: Direction 0 = OUT endpoint 1 = IN endpoint
3	bmAttributes	1	3	Bits 1–0: Transfer type 10 = Bulk 11 = Interrupt
4	wMaxPacketSize	2	1	Max packet size this endpoint is capable of sending or receiving when this configuration is selected.
6	bInterval	1	0xFF	Interval for polling endpoint for data transfers, expressed in milliseconds

### 4.2 Default Bootcode Settings

Table 4–6. Device Descriptor

Offset	Field	Size	Value	Description
0	bLength	1	18	Size of this descriptor in bytes
1	bDescriptorType	1	1	Device descriptor type
2	BcdUSB	2	0x0110	USB spec 1.1
4	bDeviceClass	1	0xFF	Vendor-specific class
5	bDeviceSubClass	1	0	None
6	bDeviceProtocol	1	0	None
7	bMaxPacketSize0	1	8	Max packet size for endpoint zero
8	ID Vendor	2	0x0451	USB assigned vendor ID = TI
10	ID Product	2	0x5052	TI part number=TUSB5052
12	BCD Device	2	0x0100	Device release number = 1.0
14	iManufacturer	1	0	Index of string descriptor describing manufacturer
15	iProduct	1	0	Index of string descriptor describing product
16	iSerialNumber	1	0	Index of string descriptor describing device serial number
17	bNumConfigurations	1	1	Number of possible configurations

Table 4–7. Configuration Descriptor

Offset	Field	Size	Value	Description
0	bLlength	1	9	Size of this descriptor in bytes
1	bDescriptorType	1	2	Configuration descriptor type
2	wTotalLength	2	25 = 9 + 9 + 7	Total length of data returned for this configuration. Includes the combined length of all descriptors (configuration, interface, endpoint, and class- or vendor-specific) returned for this configuration.
4	bNumInterfaces	1	1	Number of interfaces supported by this configuration
5	bConfigurationValue	1	1	Value to use as an argument to the SetConfiguration() request to select this configuration
6	iConfiguration	1	0	Index of string descriptor describing this configuration
7	bmAttributes	1	0xC0	Configuration characteristics D7: Reserved (set to one) D6: Self-powered D5: Remote wake-up is supported D4-D0: Reserved (reset to zero)
8	bMaxPower	1	0	This device consumes no power from the bus.

Table 4–8. Interface Descriptor

Offset	Field	Size	Value	Description
0	bLength	1	9	Size of this descriptor in bytes
1	bDescriptorType	1	4	Interface descriptor type
2	bInterfaceNumber	1	0	Number of interfaces. Zero-based value identifying the index in the array of concurrent interfaces supported by this configuration.
3	bAlternateSetting	1	0	Value used to select alternate setting for the interface identified in the prior field
4	bNumEndpoints	1	1	Number of endpoints used by this interface (excluding endpoint zero). If this value is zero, this interface uses the default control pipe.
5	bInterfaceClass	1	0xFF	Vendor-specific class
6	bInterfaceSubClass	1	0	
7	bInterfaceProtocol	1	0	
8	iInterface	1	0	Index of string descriptor describing this interface

Table 4–9. Output Endpoint 1 Descriptor

Offset	Field	Size	Value	Description
0	bLength	1	7	Size of this descriptor in bytes
1	bDescriptorType	1	5	Endpoint descriptor type
2	bEndpointAddress	1	0x01	Bits 3-0: The endpoint number Bit 7: Direction 0 = OUT endpoint 1 = IN endpoint
3	bmAttributes	1	2	Bits 1–0: Transfer type 10 = Bulk 11 = Interrupt
4	wMaxPacketSize	2	64	Maximum packet size this endpoint is capable of sending or receiving when this configuration is selected.
6	bInterval	1	0	Interval for polling endpoint for data transfers, expressed in milliseconds

## **Header Format and Vendor USB Request**

Chapter 5 explains the header format. It describes the product signature and descriptors and gives examples for ease of understanding. There are also tables that list the offset, field, size, value, and description for the USB info basic descriptor, as well as the USB info basic and firmware basic descriptor.

Topic	C	Page
5.1	Header Format	5-2
5.2	Examples	5-3
5.3	Built-In Vendor-Specific USB Requests	5-5
5.4	Update Header	5-6
5.5	Reboot	5-7
5.6	Force Execute Firmware	5-7
5.7	External Memory Read	5-7
5.8	External Memory Write	5-8
5.9	I <sup>2</sup> C Memory Read	5-8
5.10	I <sup>2</sup> C Memory Write	5-9
5.11	Internal ROM Memory Read	5-9

#### 5.1 Header Format

The header is stored in various storage devices such as a ROM, parallel/serial EEPROM, or flash ROM. The current header format routine supports only the I<sup>2</sup>C device (serial EEPROM). A valid header contains one correct product signature and one or more descriptors. The descriptor contains a descriptor prefix and its content. Data type, size, and checksum are specified in the descriptor prefix to describe its content. Descriptor content contains the necessary information for bootcode to process.

### 5.1.1 Product Signature

There are two bytes for a signature field. They are identical to the product number. For example, UMP (TUSB5052) is 0x5052. TUSB2136 is 0x2136. Numerical order is LSB first.

### 5.1.2 Descriptor

Each descriptor contains a prefix and content. The prefix is always 4 bytes and contains data type, size, and checksum to ensure data integrity. The descriptor content contains information corresponding to that specified in the prefix. It can be as small as one byte or as large as 65535 bytes. After the last descriptor, the first byte (data type) in the descriptor prefix is zero, indicating the end of the descriptors.

### 5.1.3 Descriptor Prefix

In a prefix, the first byte is the data type. This instructs the bootcode how to parse the data in the descriptor content. The second and third bytes are the size of the descriptor content, and the last byte is the checksum of the descriptor content.

#### **5.1.4 Descriptor Content**

Information stored in the descriptor content is either USB information, firmware, or another type of data. Size of the content varies from 1 to 65535 bytes.

### 5.2 Examples

### 5.2.1 USB Info Basic Descriptor

Table 5–1 contains generic USB information for the bootcode. Once the bootcode loads the data and verifies the checksum, it then copies information to corresponding registers. The last byte is a zero, which indicates the end of the descriptor. The descriptor easily fits into a 16-byte I<sup>2</sup>C EEPROM. Note that Table 5–1 and Table 5–2 are the only two supported descriptors in the bootcode.

Table 5–1. USB Info Basic Descriptor

Offset	Туре	Size	Value	Description
0	Signature0	1	0x52	FUNCTION_PID_L
1	Signature1	1	0x51	FUNCTION_PID_H
2	Data Type	1	0x01	USB info basic
3	Data Size (low byte)	1	0x09	Size of descriptor content (9 bytes total)
4	Data Size (high byte)	1	0x00	
5	Check Sum	1	0x80	Checksum of descriptor content
6	Bit Setting	1	0x81	Self powered and power switching
7	Vendor ID (low byte)	1	0x51	TI VID = 0x0451
8	Vendor ID (high byte)	1	0x04	
9	Hub PID (low byte)	1	0x34	Hub PID = 0x1234
10	Hub PID (high byte)	1	0x12	
11	Function PID (low byte)	1	0x78	Function PID = 0x5678
12	Function PID (high byte)	1	0x56	
13	HUBPOTG	1	0x32	Time from power-on to power-good in 2-mA units = 100 ms
14	HUBCURT	1	0x64	Hub current descriptor = 100 mA
15	Data Type	1	0x00	End of descriptor

Table 5–2. USB Info Basic and Firmware Basic Descriptor

Offset	Туре	Size	Value	Description
0	Signature0	1	0x52	FUNCTION_PID_L
1	Signature1	1	0x51	FUNCTION_PID_H
2	Data type	1	0x01	USB info basic
3	Data size (low byte)	1	0x08	Size of descriptor content (8 bytes total)
4	Data size (high byte)	1	0x00	
5	Check sum	1	0x45	Checksum of descriptor content
6	Bit setting	1	0x80	Bus-powered and overcurrent protection
7	Vendor ID (low byte)	1	0xAA	Hub and function VID = 0x55AA
8	Vendor ID (high byte)	1	0x55	
9	Hub PID (low byte)	1	0x20	Hub PID = 0x1020
0x0A	Hub PID (high byte)	1	0x10	
0x0B	Function PID (low byte)	1	0x22	Function PID = 0x1122
0x0C	Function PID (high byte)	1	0x11	
0x0D	HUBPOTG	1	0x10	Time from power-on to power-good in 2-mA units = 32 ms
0x0E	HUBCURT	1	0x20	Hub current descriptor = 32 mA
0x0F	Data type	1	0x02	Firmware basic
0x10	Data size (low byte)	1	0x25	Size of descriptor content
0x11	Data size (high byte)	1	0x10	The size is 0x1025 bytes
0x12	Check sum	1	хх†	Checksum of descriptor content
0x13	Firmware rev. (low byte)	1	0x10	Revision = 1.1
0x14	Firmware rev. (high byte)	1	0x10	
0x15	Firmware starts here	0x1023		Firmware binary code
0x1038	Data type	1	0x00	End of descriptor

<sup>†</sup> Checksum of firmware binary code and firmware revision

### 5.3 Built-In Vendor-Specific USB Requests<sup>†</sup>

### 5.3.1 Get Bootcode Status

bmRequestType	USB_REQ_TYPE_DEVICE   USB_REQ_TYPE_VENDOR   USB_REQ_TYPE_IN	1100 0000b
bRequest	BTC_GET_BOOTCODE_STATUS	0x80
wValue	None	0x0000
wIndex	None	0x0000
wLength	Size of the status	0x0004
Data	Bootcode status data	0xNNNN

Bootcode returns the 4-byte status value. Currently, the 4 bytes are not defined.

### 5.3.2 Execute Firmware

bmRequestType	USB_REQ_TYPE_DEVICE   USB_REQ_TYPE_VENDOR   USB_REQ_TYPE_OUT	0100 0000b
bRequest	BTC_EXECUTE_FIRMWARE	0x81
wValue	None	0x0000
wIndex	None	0x0000
wLength	None	0x0004
Data	None	0xNNNN

This command requests bootcode to execute the downloaded firmware. If the checksum is correct, bootcode disconnects from the USB, then releases control to the firmware or it stalls the command.

#### 5.3.3 Get Firmware Revision

bmRequestType	USB_REQ_TYPE_DEVICE   USB_REQ_TYPE_VENDOR   USB_REQ_TYPE_IN	1100 0000b
bRequest	BTC_EXECUTE_FIRMWARE	0x82
wValue	None	0x0000
wIndex	None	0x0000
wLength	None	0x0002
Data	None	0xNNNN (specified in the header)

Bootcode returns the 2-byte value described in the header file.

<sup>†</sup>Vendor specific requests are for internal testing only. TI does not assure their performance.

### 5.3.4 Prepare for Header Update

bmRequestType	USB_REQ_TYPE_DEVICE   USB_REQ_TYPE_VENDOR   USB_REQ_TYPE_OUT	0100 0000b
bRequest	BTC_PRE_UPDATE_HEADER	0x83
wValue	None	0x0000
wIndex	None	0x0000
wLength	None	0x0000
Data	None	

This command tells bootcode that pending data downloaded through the output endpoint 1 is a header file rather than firmware.

The following procedures update the header file.

- The host driver sends a BTC\_PRE\_UPDATE\_HEADER request informing bootcode that the pending data from the output endpoint 1 is a header file.
- 2) The host driver transmits a header file through OEP1.
- After the header file is downloaded, the host driver sends a BTC\_UP-DATE\_HEADER request, which allows bootcode to update the header file. The update to the host driver is not immediate.
- 4) The host driver sends the last request, BTC\_REBOOT, which prompts bootcode to start over with an updated PID and VID.

### 5.4 Update Header

bmRequestType	USB_REQ_TYPE_DEVICE   USB_REQ_TYPE_VENDOR   USB_REQ_TYPE_OUT	0100 0000b
bRequest	BTC_UPDATE_HEADER	0x84
wValue	HI: Block size LO: Wait time in ms	0xNNNN
wIndex	None	0x0000
wLength	None	0x0000
Data	None	

This command instructs the bootcode to update the header to I<sup>2</sup>C EEPROM. *Block size* is the size of page write and *wait time* is the time between each page write. Be aware that different I<sup>2</sup>C EEPROMs may have different physical page boundaries. If the block size is too large, it might possibly cross the physical page boundary and, as a result, that data could be lost or overwrite the data address 0x0000.

## 5.5 Reboot

bmRequestType	USB_REQ_TYPE_DEVICE   0100 0000 USB_REQ_TYPE_VENDOR   USB_REQ_TYPE_OUT	
bRequest	BTC_REBOOT	0x85
wValue	None	0x0000
wIndex	None	0x0000
wLength	None	0x0000
Data	None	

This command forces bootcode to reboot (start over).

bRequest values from 0x86 to 0x8E are reserved.

## 5.6 Force Execute Firmware

bmRequestType	USB_REQ_TYPE_DEVICE   USB_REQ_TYPE_VENDOR   USB_REQ_TYPE_OUT	0100 0000b
bRequest	BTC_FORCE_EXECUTE_FIRMWARE	0x8F
wValue	None	0x0000
wIndex	None	0x0000
wLength	None	0x0000
Data	None	

This command instructs bootcode to execute the downloaded firmware unconditionally.

# 5.7 External Memory Read

bmRequestType	USB_REQ_TYPE_DEVICE   USB_REQ_TYPE_VENDOR   USB_REQ_TYPE_IN	0100 0000b
bRequest	BTC_EXTERNAL_MEMORY_READ	0x90
wValue	None	0x0000
wIndex	rIndex Data address	
wLength	vLength One byte	
Data Byte in the specified address		0xNN

Bootcode returns the content of the specified address.

# 5.8 External Memory Write

bmRequestType	USB_REQ_TYPE_DEVICE   USB_REQ_TYPE_VENDOR   USB_REQ_TYPE_OUT	0100 0000b
bRequest	BTC_EXTERNAL_MEMORY_WRITE	0x91
wValue	HI: 0x00 LO: Data	0x00NN
wIndex	Data address	0xNNNN (from 0x0000 to 0xFFFF)
wLength None		0x0000
Data	None	

This command instructs bootcode to write data to the specified address.

# 5.9 I<sup>2</sup>C Memory Read

bmRequestType	USB_REQ_TYPE_DEVICE   USB_REQ_TYPE_VENDOR   USB_REQ_TYPE_IN			
bRequest	BTC_I2C_MEMORY_READ	READ 0x92		
wValue	HI: I <sup>2</sup> C Device Number LO: Memory Type Blt[0–1] and Speed Bit[7]	0xNNNN		
wIndex	Data address	0xNNNN (from 0x0000 to 0xFFFF)		
wLength One byte 02		0x0001		
Data	Byte in the specified address 0xNNN			

Bootcode returns the content of the specified address in I<sup>2</sup>C EEPROM.

In the wValue field, the I $^2$ C device number is from 0x00 to 0x07 in the high field. Memory type is from 0x01 to 0x03 for CAT I to CAT III devices. If bit 7 of bValueL is set, 400 kHz is used. If bit 7 of bValueL is not set, 100 kHz is used. This request is also used to set the device number and speed before an I $^2$ C write request.

# 5.10 I<sup>2</sup>C Memory Write

bmRequestType	USB_REQ_TYPE_DEVICE   USB_REQ_TYPE_VENDOR   USB_REQ_TYPE_OUT	0100 0000b
bRequest	BTC_I2C_MEMORY_WRITE	0x93
wValue	HI: I <sup>2</sup> C device number LO: Data	0xNNNN
wIndex	Data address	0xNNNN (from 0x0000 to 0xFFFF)
wLength None		0x0000
Data	None	

This command instructs the bootcode to write data to the specified address. The  $I^2C$  device number is specified in the bValueH field.

# 5.11 Internal ROM Memory Read

bmRequestType	USB_REQ_TYPE_DEVICE   USB_REQ_TYPE_VENDOR   USB_REQ_TYPE_OUT	0100 0000b
bRequest	BTC_INTERNAL_ROM_MEMORY_READ	0x94
wValue	None	0xNNNN
wlndex	Data address	
wLength	gth One byte	
Data	Byte in the specified address	0xNN

Bootcode returns the byte (binary code of the bootcode) of the specified address in ROM.

# **Chapter 6**

# **Programming Considerations and Bootcode File List**

Chapter 6 addresses programing considerations and includes a short section on USB requests and a table on vector interrupt values and sources. The remaining portion comprises the bootcode file list.

Topi	c Pa	ge
6.1	Programming Considerations 6	-2
6.2	File List 6	-4
6.3	header.c I <sup>2</sup> C Header Routines 6-3	32
6.4	tusb5052.h UMP-Related Header File 6-3	38
6.5	usb.h USB-Related Header File 6-5	52
6.6	types.h Type Definition Header File 6-	55
6.7	i2c.h I <sup>2</sup> C-Related Header File	56
6.8	header.h I <sup>2</sup> C Header-Process-Related Header File 6-5	58

# 6.1 Programming Considerations

## 6.1.1 USB Requests

For each USB request the firmware follows these steps, which ensure proper hardware operation.

- Firmware first sets NAK bit on both input data endpoint 0 and output data endpoint 0, clears the interrupt sources, then clears the VECINT register.
   For example, for a setup packet, the firmware must clear the USB-STA\_SETUP bit by writing a 1 to the bit of the register.
- 2) Firmware determines the direction of the request by checking the MSB of the bmRequestType field. It then sets the USBCTL\_DIR bit.
- 3) Firmware sets USBCTL\_SIR, indicating it is providing the current request.
- 4) Firmware decodes the command and serves the request.

## 6.1.2 Interrupt Handling Routine

Table 6–1. Vector Interrupt Values and Sources

G[3:0] (Hex)	I[2:0] (Hex)	VECTOR (Hex)	Interrupt Source	Interrupt Source should be cleared
0	0	00	No Interrupt	No source
1	0	10	Not used	
1	1	12	Output endpoint 1	VECINT register
1	2	14	Output endpoint 2	VECINT register
1	3	16	Output endpoint 3	VECINT register
1	4	18	Output endpoint 4	VECINT register
1	5	1A	Output endpoint 5	VECINT register
1	6	1C	Output endpoint 6	VECINT register
1	7	1E	Output endpoint 7	VECINT register
2	0	20	Not used	
2	1	22	Input endpoint 1	VECINT register
2	2	24	Input endpoint 2	VECINT register
2	3	26	Input endpoint 3	VECINT register
2	4	28	Input endpoint 4	VECINT register
2	5	2A	Input endpoint 5	VECINT register
2	6	2C	Input endpoint 6	VECINT register
2	7	2E	Input endpoint 7	VECINT register
3	0	30	STPOW packet received	USBSTA/VECINT† registers
3	1	32	SETUP packet received	USBSTA/VECINT registers
3	2	34	Reserved	USBSTA/VECINT registers
3	3	36	Reserved	USBSTA/VECINT registers
3	4	38	RESR interrupt	USBSTA/VECINT registers
3	5	3A	SUSR interrupt	USBSTA/VECINT registers
3	6	3C	RSTR interrupt	USBSTA/VECINT registers
3	7	3E	WAKEUP interrupt	USBSTA/VECINT registers

<sup>†</sup> If interrupt sources are more than two, firmware always clears the VECINT register last.

Table 6–1. Vector Interrupt Values and Sources (Continued)

G[3:0] (Hex)	I[2:0] (Hex)	VECTOR (Hex)	Interrupt Source	Interrupt Source should be cleared
4	0	40	I2C TXE interrupt	I2CSTA/VECINT registers
4	1	42	I2C RXF interrupt	I2CSTA/VECINT registers
4	2	44	Input endpoint 0	VECINT register
4	3	46	Output endpoint 0	VECINT register
4	4–7	48-4E	Not used	
5	0	50	UART1 status interrupt	LSR/VECINT registers
5	1	52	UART1 modem interrupt	LSR/VECINT registers
5	2	54	UART2 status interrupt	MSR/VECINT registers
5	3	56	UART2 modem interrupt	MSR/VECINT registers
5	4–7	58-5E	Not used	
6	0	60	UART1 RxF interrupt	LSR/VECINT registers
6	1	62	UART1 TxE interrupt	LSR/VECINT registers
6	2	64	UART2 RxF interrupt	LSR/VECINT Registers
6	3	66	UART2 TxE interrupt	LSR/VECINT registers
6	4–7	68-6E	Not used	
7	0	70	PP: RxF interrupt	PPSTA/VECINT registers
7	1	72	PP: TxE interrupt	PPSTA/VECINT registers
7	2	74	PP: FALT interrupt	PPSTA/VECINT registers
7	3	76	PP: ACK interrupt	PPSTA/VECINT registers
7	4	78	PP: PER interrupt	PPSTA/VECINT registers
7	5–7	7A-7E	Not used	
8	0	80	DMA1 interrupt	DMACSR/VECINT registers
8	1	82	DMA2 interrupt	DMACSR/VECINT registers
8	2	84	DMA3 interrupt	DMACSR/VECINT registers
8	3	86	DMA4 interrupt	DMACSR/VECINT registers
8	4	88	DMA5 interrupt	DMACSR/VECINT registers
8	5–7	8A-8E	Not used	
9–15	Х	90-FE	Not used	

#### 6.2 File List

### 6.2.1 Bootcode.c Main Program

```
/*_____
                      Texas Instruments
                         Bootcode
+-----
Source: bootcode.c, v 1.0 2000/01/26 16:45:55
Author: Horng-Ming Lobo Tai lobotai@ti.com
For more information, contact
Lobo Tai
Texas Instruments
| 12500 TI Blvd, MS 8761
Dallas, TX 75243
USA
 Tel 214-480-3145
Fax 214-480-3443
     External EEPROM Format
     Offset Type Size Value & Remark
     0 Signature0 1 0x52, FUNCTION_PID_L
            Signaturel 1
                               0x51, FUNCTION_PID_H
     1
             Data Type 1
                               0x00 = End
                                0x01 = USB Info Basic
                                0x02 = Application Code
                                0x03..0xEF Reserved
                                0xff = Reserved for Extended Data
                              Size of Data
     3
            Data Size 2
                               9 for TUSB5052 & TUSB2136 Usb Info
           Check Sum 1 Check Sum of Data Section |
Bit Setting 1 Bit 0: Bus/self power in bUSBCRL |
     5
      6
                               Bit 7: PWRSW
     7
            VID
                        2
                               Vendor ID
           PID hub 2 Product ID for hub
PID device 2 Product ID for bootrom
HUBPOTG 1 Time from power-on to power-good
HUBCURT 1 HUB Current descriptor register
     11
     The following examples is for application code
         Data Type 1 0x00 = End
     15
                                0x02 = Application Code
                               Size of Data Section
     16
            Data Size 2
     18
            Check Sum 1
                               Check Sum of Data Section
                        2
                               Application Code Revision
     19
            App. Rev.
     21
            Application Code Starts here...
Logs:
WHO
          WHEN
                     WHAT
  HMT
           20000126
                     born
HMT
          20000301 add PWRSW and HUBPOTG
HMT
          20000331 Set address request (check illigeal address)
```

```
20000517 modified header and added bus power support
 HMT
  HMT
          20000525 added HUBCURT
                     modified header
+----*/
                    // 8051 sfr definition
#include <io51.h>
#include <stdio.h>
#include <stdlib.h>
#include "types.h"
                    // Basic Type declarations
#include "usb.h"
                    // USB-specific Data Structures
#include "i2c.h"
#include "tusb5052.h"
#include "delay.h"
#include "header.h"
#include "bootcode.h"
#ifdef SIMULATION
#include "gpio.h"
#endif
/*_____
 Constant Definition
+----*/
// for double buffer pointer
#define X BUFFER 0
#define Y BUFFER 1
BYTE code abromDeviceDescriptor[SIZEOF DEVICE DESCRIPTOR] = {
 SIZEOF DEVICE DESCRIPTOR, // Length of this descriptor (12h bytes)
 DESC TYPE DEVICE,
                              // Type code of this descriptor (01h)
 0x10,0x01,
                              // Release of USB spec (Rev 1.1)
 0xff,
                              // Device's base class code-vendor specific
                              // Device's sub class code
 Ο,
 0,
                              // Device's protocol type code
 EPO MAX PACKET SIZE,
                              // End point 0's max packet size = 8
 HUB VID L, HUB VID H,
                              // Vendor ID for device, TI=0x0451
 FUNCTION PID L, FUNCTION PID H, // Product ID for device, TUSB5052
 0x00,0x01,
                              // Revision level of device, Rev=1.0
 0,
                              // Index of manufacturer name string desc
 Ο,
                              // Index of product name string desc
                              // Index of serial number string desc
 0.
                              // Number of configurations supported
 1
 };
BYTE code abromConfigurationDescriptorGroup[SIZEOF BOOTCODE CONFIG DESC GROUP] =
 // Configuration Descriptor, size=0x09
 SIZEOF_CONFIG_DESCRIPTOR, // bLength
 DESC TYPE CONFIG,
                              // bDescriptorType
 SIZEOF BOOTCODE CONFIG DESC GROUP, 0x00, // wTotalLength
 0x01,
                              // bNumInterfaces
 0x01,
                              // bConfigurationValue
 0x00,
                              // iConfiguration
 0x80.
                              // bmAttributes, bus-powered hub
 0x32,
                              // Max. Power Consumption at 2mA unit
 // Interface Descriptor, size = 0x09
 SIZEOF_INTERFACE_DESCRIPTOR,
                              // bLength
 DESC_TYPE_INTERFACE,
                              // bDescriptorType
 0x00,
                              // bInterfaceNumber
```

```
// bAlternateSetting
  0x00.
 1,
                                // bNumEndpoints
                                // bInterfaceClass - vendor-specific
  0xFF.
  Ο,
                                // bInterfaceSubClass, zero for hub
                                // bInterfaceProtocol
 Ο,
 0x00,
                                // iInterface
  // Endpoint Descriptor, size = 0x07 for OEP1
 SIZEOF ENDPOINT_DESCRIPTOR,
                              // bLength
 DESC_TYPE_ENDPOINT,
                               // bDescriptorType
 0x01 ,
                                // bEndpointAddress; bit7=1 for IN, bits 3-0=1 for ep1
  EP DESC ATTR TYPE BULK,
                                // bmAttributes, bulk transfer
  0x40, 0x00,
                                // wMaxPacketSize, 64 bytes
  0x00
                                // bInterval
 };
// Global Memory Map
#pragma memory = idata
BYTE bEp0TxBytesRemaining;
                                 // For endpoint zero transmitter only
                                 // Holds count of bytes remaining to be
                                 // transmitted by endpoint 0. A value
                                 // of 0 means that a 0-length data packet
                                 // A value of 0xFF means that transfer
                                 // is complete.
BYTE bHostAskMoreDataThanAvailable:
                                 // If the host ask more data then TUSB2136 has
                                 // It sends one zero-length packet
                                 // if the asked lenght is a multiple of
                                 // max. size of endpoint 0
BYTE bConfiguredFlag;
                                 // Set to 1 when USB device has been
                                 // configured, set to 0 when unconfigured
PBYTE pbEp0Buffer;
                                 // A pointer to end point 0
WORD wCurrentFirmwareAddress;
                                // for firmware downloading
WORD wFirmwareLength;
BYTE bFirmwareChecksum;
BYTE bRAMChecksum:
BOOL bExecuteFirmware;
                                 // flag set by USB request to run the firmware
BOOL bRAMChecksumCorrect;
BOOL bCurrentBuffer;
BYTE abBootCodeStatus[4];
extern WORD wCurrentUploadPointer; // in header.c
extern BYTE bi2cDeviceAddress; // in header.c
#pragma memory = default
/*_____
TUSB5052 Register Structure Definition
+----*/
#pragma memory = dataseg(TUSB5052 SETUPPACKET SEG) // 0xff00
tDEVICE REQUEST tSetupPacket;
#pragma memory = default
#pragma memory = dataseg(TUSB5052_EP0_EDB_SEG) // 0xff80
tEDB0 tEndPointODescriptorBlock;
#pragma memory = default
#pragma memory = dataseg(TUSB5052_IEP_EDB_SEG)
                                                // 0xff48
tEDB tInputEndPointDescriptorBlock[1];
#pragma memory = default
#pragma memory = dataseg(TUSB5052_OEP_EDB_SEG) // 0xf940
```

```
tEDB tOutputEndPointDescriptorBlock[1];
#pragma memory = default
#pragma memory = dataseg(TUSB5052 IEP0BUFFER SEG)
                                              // 0xfef8
BYTE ablEP0Buffer[EP0 MAX PACKET SIZE];
#pragma memory = default
#pragma memory = dataseg(TUSB5052 OEP0BUFFER SEG)
                                              // 0xfef0
BYTE abOEP0Buffer[EP0 MAX PACKET SIZE];
#pragma memory = default
#pragma memory = dataseg(TUSB5052_DESC_SEG)
                                               // 0xfc00
BYTE abDeviceDescriptor[SIZEOF DEVICE DESCRIPTOR];
BYTE abConfigurationDescriptorGroup[SIZEOF BOOTCODE CONFIG DESC GROUP];
#pragma memory = default
#pragma memory = dataseg(TUSB5052 OEP1 X BUFFER SEG)
BYTE abXBufferAddress[EP_MAX_PACKET_SIZE];
#pragma memory = default
#pragma memory = dataseg(TUSB5052 OEP1 Y BUFFER SEG)
BYTE abyBufferAddress[EP MAX PACKET SIZE];
#pragma memory = default
#pragma memory = dataseg(TUSB5052_EXTERNAL_RAM_SEG)
                                                 // 0x0000
BYTE abDownloadFirmware[1024*16];
#pragma memory = default
/*-----
Sub-routines go here...
+----*/
//-----
VOID FillEp0TxWithNextDataPacket(VOID)
   BYTE bPacketSize, bIndex;
   // First check if there are bytes remaining to be transferred
   if (bEp0TxBytesRemaining != 0xFF)
       if (bEp0TxBytesRemaining > EP0 MAX PACKET SIZE)
          // More bytes are remaining than are capable of fitting in one packet
          bPacketSize = EPO MAX PACKET SIZE;
          bEp0TxBytesRemaining -= EP0 MAX PACKET SIZE;
          // there are more IN Stage
       else if (bEp0TxBytesRemaining < EP0 MAX PACKET SIZE)
          // The remaining data fits in one packet.
          // This case properly handles bEp0TxBytesRemaining == 0
          bPacketSize = bEp0TxBytesRemaining;
          bEp0TxBytesRemaining = 0xFF; // No more data need to be Txed
       else //bEp0TxBytesRemaining == EP0_MAX_PACKET SIZE
          bPacketSize = EP0_MAX_PACKET_SIZE;
          if(bHostAskMoreDataThanAvailable == TRUE) bEp0TxBytesRemaining = 0;
          else bEp0TxBytesRemaining = 0xFF;
       for (bIndex=0; bIndex<bPacketSize; bIndex++)</pre>
          abIEP0Buffer[bIndex] = *pbEp0Buffer++;
       tEndPoint0DescriptorBlock.bIEPBCNT = bPacketSize & EPBCT_BYTECNT_MASK;
```

```
VOID TransmitBufferOnEp0(PBYTE pbBuffer)
   pbEp0Buffer = pbBuffer;
   // Limit wLength to FEh
   if (tSetupPacket.bLengthH != 0) {
       tSetupPacket.bLengthH = 0;
       tSetupPacket.bLengthL = 0xFE;
   // Limit transfer size to wLength if needed
   // this prevent USB device sending 'more than require' data back to the host
   if (bEp0TxBytesRemaining > tSetupPacket.bLengthL)
       bEp0TxBytesRemaining = tSetupPacket.bLengthL;
   if(bEp0TxBytesRemaining < tSetupPacket.bLengthL)</pre>
       bHostAskMoreDataThanAvailable = TRUE;
   else bHostAskMoreDataThanAvailable = FALSE;
   FillEp0TxWithNextDataPacket();
}
VOID TransmitNullResponseOnEp0 (VOID)
   pbEp0Buffer
                         = NULL;
                                   // to indicate a partial packet
                                   // or ACK during standard USB request
   bEp0TxBytesRemaining = 0;
   FillEp0TxWithNextDataPacket();
//-----
VOID StallEndPoint0(VOID)
   tEndPointODescriptorBlock.bIEPCNFG |= EPCNF STALL;
   tEndPointODescriptorBlock.bOEPCNFG |= EPCNF STALL;
//-----
VOID Endpoint0Control(VOID)
   BYTE bTemp;
   WORD wIndex;
   BYTE abReturnBuffer[3];
   BOOL InTransaction;
   // copy the MSB of bmRequestType to DIR bit of USBCTL
   if((tSetupPacket.bmRequestType & USB_REQ_TYPE_INPUT) != 0x00){
       InTransaction = TRUE;
       bUSBCTL |= USBCTL DIR;
   }else{
       InTransaction = FALSE;
       bUSBCTL &= ~USBCTL_DIR;
   // Set setup bit in USB control register
   bUSBCTL |= USBCTL SIR;
                            // on bit 1
   // clear endpoint stall here
   // If hardware in setup stage(hardware clears stall) but firmware still
   // in data stage(stall at the last packet), sometimes hardware clears stall
   // but firmware later on stall again. This causes problem in the new transfer
```

```
// while firmware still in the previous transfer.
tEndPointODescriptorBlock.bIEPCNFG &= ~EPCNF STALL;
tEndPointODescriptorBlock.bOEPCNFG &= ~EPCNF STALL;
abReturnBuffer[0] = 0;
abReturnBuffer[1] = 0;
abReturnBuffer[2] = 0;
switch(tSetupPacket.bmRequestType & USB_REQ_TYPE_MASK)
    case USB_REQ_TYPE_STANDARD:
        // check if high byte of wIndex is p184 of spec 1.1
        if((tSetupPacket.bIndexH != 0x00)){
            StallEndPoint0();
            return;
        switch (tSetupPacket.bRequest)
            case USB REQ GET STATUS:
                // check if it is a read command
                if(InTransaction == FALSE){
                    // control read but direction is OUT
                    StallEndPoint0();
                    return;
                // check if wValue is zero
                if((tSetupPacket.bValueH != 0x00) || (tSetupPacket.bValueL != 0x00)){
                    StallEndPoint0();
                    return;
                // check if bLengthL = 0x02, wLength = 0x00
                if((tSetupPacket.bLengthL != 0x02) || (tSetupPacket.bLengthH != 0x00)){
                    StallEndPoint();
                    return;
                }else tEndPointODescriptorBlock.bOEPBCNT = 0x00; // for status stage
                switch (tSetupPacket.bmRequestType & USB REQ TYPE RECIP MASK)
                    case USB_REQ_TYPE_DEVICE:
                        // check if wIndex is zero
                        if(tSetupPacket.bIndexL != 0x00){
                            StallEndPoint0();
                            return;
                        // Return self power status, no remote wakeup
                        bEp0TxBytesRemaining = 2;
                        if((bUSBCTL & USBCTL SELF) == USBCTL SELF)
                            abReturnBuffer[0] = DEVICE_STATUS_SELF_POWER;
                        TransmitBufferOnEp0((PBYTE)abReturnBuffer);
                    case USB_REQ_TYPE_INTERFACE: // return all zeros
                        if(tSetupPacket.bIndexL != 0x00){
                            StallEndPoint0();
                            return;
                        bEp0TxBytesRemaining = 2;
                        TransmitBufferOnEp0 ((PBYTE)abReturnBuffer);
```

```
break:
        case USB REQ TYPE ENDPOINT:
            // Endpoint number is in low byte of wIndex
            bTemp = tSetupPacket.bIndexL & EP_DESC ADDR EP NUM;
            if(bTemp==0){
                             // EndPoint 0
                if(tSetupPacket.bIndexL & EP DESC ADDR DIR IN)
                    // input endpoint
                    abReturnBuffer[0] = (BYTE)
                        (tEndPointODescriptorBlock.bIEPCNFG & EPCNF_STALL);
                else
                    // output endpoint
                    abReturnBuffer[0] = (BYTE)
                         (tEndPointODescriptorBlock.bOEPCNFG & EPCNF STALL);
            }else{
                if(bTemp > MAX_ENDPOINT_NUMBER) {
                    StallEndPoint0();
                    return;
                }
                bTemp--;
                if(tSetupPacket.bIndexL & EP_DESC_ADDR_DIR_IN)
                    // input endpoint
                    abReturnBuffer[0] = (BYTE)
                       (tInputEndPointDescriptorBlock[bTemp].bEPCNF &
                       EPCNF STALL);
                else
                    // output endpoint
                    abReturnBuffer[0] = (BYTE)
                        (tOutputEndPointDescriptorBlock[bTemp].bEPCNF &
                        EPCNF_STALL);
            abReturnBuffer[0] >>= 3; // STALL is on bit 3
            bEp0TxBytesRemaining = 2;
            TransmitBufferOnEp0 ((PBYTE)abReturnBuffer);
            break;
        case USB_REQ_TYPE_OTHER:
        default:
            StallEndPoint0();
            break;
    }
   break;
case USB_REQ_CLEAR_FEATURE:
    // check if it is a write command
   if(InTransaction == TRUE){
        // control write but direction is IN
        StallEndPoint0();
       return;
    // check if bLengthL = 0x00, wLength = 0x00
    if((tSetupPacket.bLengthL != 0x00) | (tSetupPacket.bLengthH != 0x00)){
        StallEndPoint0();
        return;
    // control write, stall output endpoint 0
    // wLength should be 0 in all cases
    tEndPointODescriptorBlock.bOEPCNFG |= EPCNF_STALL;
    switch (tSetupPacket.bmRequestType & USB_REQ_TYPE_RECIP_MASK)
```

```
{
        case USB REQ TYPE ENDPOINT:
            // Endpoint number is in low byte of wIndex
            if(tSetupPacket.bValueL == FEATURE ENDPOINT STALL){
                bTemp = tSetupPacket.bIndexL & EP_DESC_ADDR_EP_NUM;
                if(bTemp){
                    if(bTemp > MAX_ENDPOINT_NUMBER) {
                        StallEndPoint0();
                        return;
                    }
                                    // EP is from EP1 to EP7 while C
                        language start from 0
                    if(tSetupPacket.bIndexL & EP DESC ADDR DIR IN)
                        // input endpoint
                        tInputEndPointDescriptorBlock[bTemp].bEPCNF &=
                            ~EPCNF_STALL;
                    else
                        // output endpoint
                        tOutputEndPointDescriptorBlock[bTemp].bEPCNF &=
                            ~EPCNF_STALL;
                }else{
                          // EP0
                        // clear both in and out stall
                        // no reason to have one stall while the other is
                            not for EP0
                        tEndPointODescriptorBlock.bIEPCNFG &= ~EPCNF STALL;
                        tEndPointODescriptorBlock.bOEPCNFG &= ~EPCNF STALL;
            }else{
                StallEndPoint();
                return;
            TransmitNullResponseOnEp0();
           break;
        case USB REQ TYPE DEVICE:
        case USB REQ TYPE INTERFACE:
        case USB REQ TYPE OTHER:
       default:
            StallEndPoint0();
           break;
    }
   break;
case USB REQ SET FEATURE:
    // check if bLengthL = 0x00, wLength = 0x00
    if((tSetupPacket.bLengthL != 0x00) | (tSetupPacket.bLengthH != 0x00)){
       StallEndPoint0();
       return;
    }
    // check if it is a write command
    if(InTransaction == TRUE){
        // control write but direction is IN
        StallEndPoint0();
       return;
    // control write, stall output endpoint 0
    // wLength should be 0 in all cases
```

```
tEndPointODescriptorBlock.bOEPCNFG |= EPCNF STALL;
    switch (tSetupPacket.bmRequestType & USB REQ TYPE RECIP MASK)
        // Feature selector is in wValue
        case USB REQ TYPE ENDPOINT:
            // Endpoint number is in low byte of wIndex
            if (tSetupPacket.bValueL == FEATURE_ENDPOINT_STALL) {
                bTemp = tSetupPacket.bIndexL & EP_DESC_ADDR_EP_NUM;
                // Ignore EPO STALL, no reaon to have EPO STALL
                if(bTemp){
                                  // other endpoints
                    if (bTemp > MAX ENDPOINT NUMBER) {
                        StallEndPoint0();
                        return;
                    }
                    bTemp--;
                                    // EP is from EP1 to EP3 while C
                        language start from 0
                    if(tSetupPacket.bIndexL & EP DESC ADDR DIR IN)
                        // input endpoint
                        tInputEndPointDescriptorBlock[bTemp].bEPCNF |=
                            EPCNF_STALL;
                    else
                        // output endpoint
                        tOutputEndPointDescriptorBlock[bTemp].bEPCNF |=
                            EPCNF_STALL;
            }else {
                StallEndPoint0();
                return;
            TransmitNullResponseOnEp0();
            break:
        case USB REQ TYPE DEVICE:
        case USB REQ TYPE INTERFACE:
        case USB REQ TYPE OTHER:
        default:
            StallEndPoint();
            break:
   }
   break;
case USB REQ SET ADDRESS:
    // check if recipient is device
    if((tSetupPacket.bmRequestType & USB REQ TYPE RECIP MASK) !=
            USB_REQ_TYPE_DEVICE) {
        StallEndPoint0();
        return;
   }
    // check if bLengthL = 0x00, wLength = 0x00
    if((tSetupPacket.bLengthL != 0x00) | (tSetupPacket.bLengthH != 0x00)){
        StallEndPoint0();
        return;
   }
    // check if wIndex is zero
    if(tSetupPacket.bIndexL != 0x00){
        StallEndPoint0();
       return;
```

```
// check if it is a write command
    if(InTransaction == TRUE){
        // control write but direction is IN
        StallEndPoint0();
       return;
    // control write, stall output endpoint 0
    // wLength should be 0 in all cases
    tEndPointODescriptorBlock.bOEPCNFG |= EPCNF_STALL;
    if(tSetupPacket.bValueL < 128){</pre>
        bFUNADR = tSetupPacket.bValueL ;
        TransmitNullResponseOnEp0();
    }else StallEndPoint0();
    break;
case USB REQ GET DESCRIPTOR:
    // check if recipient is device
    if((tSetupPacket.bmRequestType & USB REQ TYPE RECIP MASK) !=
            USB_REQ_TYPE_DEVICE) {
        StallEndPoint0();
        return;
    // check if it is a read command
    if(InTransaction == FALSE){
        // control read but direction is OUT
        StallEndPoint0();
        return;
    // check if wLength = 0
    if((tSetupPacket.bLengthL | tSetupPacket.bLengthH) ==0x00) {
        // control read but wLength = 0
        StallEndPoint0();
        return;
    }else tEndPointODescriptorBlock.bOEPBCNT = 0x00;
    switch (tSetupPacket.bValueH)
        case DESC TYPE DEVICE:
            bEp0TxBytesRemaining = SIZEOF_DEVICE_DESCRIPTOR;
            TransmitBufferOnEp0((PBYTE)&abDeviceDescriptor);
           break;
        case DESC_TYPE_CONFIG:
            bEp0TxBytesRemaining = SIZEOF_BOOTCODE_CONFIG_DESC_GROUP;
            TransmitBufferOnEp0((PBYTE)&abConfigurationDescriptorGroup);
            break:
        case DESC_TYPE_STRING:
        case DESC_TYPE_INTERFACE:
        case DESC_TYPE_ENDPOINT:
        default:
           StallEndPoint0();
            return;
    }
    break;
case USB_REQ_GET_CONFIGURATION:
    // check if recipient is device
```

```
if((tSetupPacket.bmRequestType & USB_REQ_TYPE_RECIP_MASK) !=
            USB REQ TYPE DEVICE) {
        StallEndPoint();
        return;
    // check if it is a read command
   if(InTransaction == FALSE){
        // control read but direction is OUT
        StallEndPoint0();
       return;
   // check if wIndex = 0x00
   if(tSetupPacket.bIndexL != 0x00){
        StallEndPoint0();
       return;
    // check if wValue = 0x00
    if((tSetupPacket.bValueL != 0x00) | (tSetupPacket.bValueH != 0x00)) {
        StallEndPoint();
        return;
    // check if wLength = 1
    if((tSetupPacket.bLengthL != 0x01) || (tSetupPacket.bLengthH!=0x00)) {
        StallEndPoint0();
        return;
    }else tEndPointODescriptorBlock.bOEPBCNT = 0x00;
   bEp0TxBytesRemaining = 1;
   TransmitBufferOnEp0 ((PBYTE)&bConfiguredFlag);
   break:
case USB REQ SET CONFIGURATION:
    // check if recipient is device
    if((tSetupPacket.bmRequestType & USB_REQ_TYPE_RECIP_MASK) !=
            USB_REQ_TYPE_DEVICE) {
        StallEndPoint();
       return;
    // check if it is a write command
   if(InTransaction == TRUE){
        // control write but direction is IN
        StallEndPoint0();
        return;
   }
   // check if wIndex = 0x00
   if(tSetupPacket.bIndexL != 0x00){
        StallEndPoint0();
        return;
   }
   // check if wLength = 0x00
    if((tSetupPacket.bLengthH != 0x00) || (tSetupPacket.bLengthL != 0x00)) {
        StallEndPoint0();
        return;
   }
    // control write, stall output endpoint 0
    // wLength should be 0 in all cases
    tEndPointODescriptorBlock.bOEPCNFG |= EPCNF STALL;
```

```
// check if bValueL is greater than 1
    if(tSetupPacket.bValueL > 0x01){
        StallEndPoint0();
       return;
   bConfiguredFlag = tSetupPacket.bValueL;
    TransmitNullResponseOnEp0();
    return;
case USB_REQ_GET_INTERFACE:
   // check if recipient is interface
    if((tSetupPacket.bmRequestType & USB REQ TYPE RECIP MASK) !=
            USB REQ TYPE INTERFACE) {
       StallEndPoint0();
       return;
    if(tSetupPacket.bIndexL != 0x00){
       StallEndPoint0();
       return;
    // check if it is a read command
    if(InTransaction == FALSE){
        // control read but direction is OUT
        StallEndPoint0();
       return;
   }
    // check if wValue = 0x00
    if((tSetupPacket.bValueL != 0x00) || (tSetupPacket.bValueH != 0x00)){
       StallEndPoint0();
       return;
    // check if wLength = 1
    if((tSetupPacket.bLengthL != 0x01) | (tSetupPacket.bLengthH != 0x00)){
       StallEndPoint0();
       return;
    }else tEndPointODescriptorBlock.bOEPBCNT = 0x00;
    bEp0TxBytesRemaining = 1;
    TransmitBufferOnEp0 ((PBYTE)abReturnBuffer);
   break;
case USB_REQ_SET_INTERFACE:
    // check if recipient is interface
    if((tSetupPacket.bmRequestType & USB REQ TYPE RECIP MASK) !=
            USB_REQ_TYPE_INTERFACE) {
       StallEndPoint();
       return;
   if(tSetupPacket.bIndexL != 0x00){
        StallEndPoint();
        return;
    // check if it is a write command
    if(InTransaction == TRUE){
        // control write but direction is IN
        StallEndPoint();
       return;
```

```
// check if wLength = 0x00
            if((tSetupPacket.bLengthL != 0x00) | (tSetupPacket.bLengthH != 0x00)){
                StallEndPoint();
                return;
            }
            // check if wValue = 0x00
            if((tSetupPacket.bValueL != 0x00) | (tSetupPacket.bValueH != 0x00)){
                StallEndPoint0();
                return;
            }
            // control write, stall output endpoint 0
            // wLength should be 0 in all cases
            tEndPointODescriptorBlock.bOEPCNFG |= EPCNF STALL;
            TransmitNullResponseOnEp0();
            return;
        case USB REQ SET DESCRIPTOR:
        case USB REQ_SYNCH_FRAME:
        default:
            // stall input and output endpoint 0
            StallEndPoint0();
            return;
   break;
case USB_REQ_TYPE_VENDOR:
    // check if recipient is device
    if((tSetupPacket.bmRequestType & USB_REQ_TYPE_RECIP_MASK) !=
            USB_REQ_TYPE_DEVICE) {
        StallEndPoint0();
        return;
    // general requests related to fiemware
    switch(tSetupPacket.bRequest){
        case 0x80:
                                             // get bootcode status
            bEp0TxBytesRemaining = 4;
            TransmitBufferOnEp0 ((PBYTE)abBootCodeStatus);
            break;
        case 0x81:
                                             // run firmware
            if(bFirmwareChecksum == bRAMChecksum){
                bExecuteFirmware = TRUE;
                bRAMChecksumCorrect = TRUE;
                TransmitNullResponseOnEp0();
            }else StallEndPoint0();
            break;
        case 0x82:
                                             // Get firmware version
            wIndex = headerReturnFirmwareRevision();
            abReturnBuffer[0] = (BYTE) (wIndex & 0x00ff);
            abReturnBuffer[1] = (BYTE) (wIndex >> 8);
            bEp0TxBytesRemaining = 2;
            TransmitBufferOnEp0 ((PBYTE)abReturnBuffer);
            break;
        case 0x83:
                                             // prepare for update header
            wCurrentUploadPointer = 0x0000;
            wCurrentFirmwareAddress = 0x0000;
            bRAMChecksum
                                   = 0x00;
```

```
wFirmwareLength
                             = 0xffff; // skip firmware length/checksum
    TransmitNullResponseOnEp0();
    break:
case 0x84:
                                     // Update Header
    // bIndexH(BlockSize)
    // bIndexL(wait time)
    // wValueH(device type)
    // wValueL(device id)
    i2cSetMemoryType(tSetupPacket.bValueH);
    bi2cDeviceAddress = tSetupPacket.bValueL;
    if (UpdateHeader(wCurrentFirmwareAddress,
        tSetupPacket.bIndexH,tSetupPacket.bIndexL) == ERROR)
        StallEndPoint0();
    else TransmitNullResponseOnEp0();
    break;
case 0x85:
                                     // reboot
    bExecuteFirmware = TRUE;
    TransmitNullResponseOnEp0();
    break;
case 0x8f:
                                     // run firmware (forced run)
    bExecuteFirmware = TRUE;
    bRAMChecksumCorrect = TRUE;
    TransmitNullResponseOnEp0();
    break;
// for memory access for advanced feature
case 0x90:
                                     // external memory read
    wIndex = (WORD) (tSetupPacket.bIndexH << 0x08) +</pre>
        (WORD) tSetupPacket.bIndexL;
    abReturnBuffer[0] = *(pbExternalRAM+wIndex);
    bEp0TxBytesRemaining = 1;
    TransmitBufferOnEp0 ((PBYTE)abReturnBuffer);
    break:
case 0x91:
                                     // external memory write
    wIndex = (WORD)(tSetupPacket.bIndexH << 0x08) |</pre>
        (WORD) tSetupPacket.bIndexL;
    // address write, bValueL(data)
    *(pbExternalRAM+wIndex) = tSetupPacket.bValueL;
    TransmitNullResponseOnEp0();
   break:
case 0x92:
                                     // i2c memory read
    wIndex = (WORD)(tSetupPacket.bIndexH << 0x08) +</pre>
        (WORD) tSetupPacket.bIndexL;
    // bValueL : memory type (cat 1, cat 2, or cat 3), bit7:speed
    // bValueH : device number (A2-A0)
    // wIndex : Address
    i2cSetMemoryType((tSetupPacket.bValueL & MASK I2C DEVICE ADDRESS));
    if((tSetupPacket.bValueL & 0x80) != 0x00) i2cSetBusSpeed(I2C_400KHZ);
    else i2cSetBusSpeed(I2C 100KHZ);
    if(i2cRead(tSetupPacket.bValueH &
           MASK_I2C_DEVICE_ADDRESS,wIndex,1,&abReturnBuffer[0]) ==NO_ERROR) {
        bEp0TxBytesRemaining = 1;
        TransmitBufferOnEp0 ((PBYTE)abReturnBuffer);
    }else StallEndPoint0();
```

```
break;
                                                      // i2c memory write
                case 0x93:
                     wIndex = (WORD)(tSetupPacket.bIndexH << 0x08) +
                         (WORD) tSetupPacket.bIndexL;
                     // address write, bValueL(data), bValueH(device number)
                     abReturnBuffer[0] = tSetupPacket.bValueL;
                     if(i2cWrite(tSetupPacket.bValueH &
                           MASK_I2C_DEVICE_ADDRESS, wIndex, 1, &abReturnBuffer[0]) == NO_ERROR) {
                         DelaymSecond(0x05);
                         TransmitNullResponseOnEp0();
                     }else StallEndPoint0();
                    break:
                                                      // internal ROM memory read
                case 0x94:
                    wIndex = (WORD) (tSetupPacket.bIndexH << 0x08) +</pre>
                         (WORD) tSetupPacket.bIndexL;
                     abReturnBuffer[0] = *(pbInternalROM+wIndex);
                    bEp0TxBytesRemaining = 1;
                    TransmitBufferOnEp0 ((PBYTE)abReturnBuffer);
                    break;
#ifdef SIMULATION
                // for internal testing only! The host driver should NOT make these
                    requests
                case 0xe0:
                                                      // get current checksum
                     abReturnBuffer[0] = bRAMChecksum;
                    bEp0TxBytesRemaining = 1;
                    TransmitBufferOnEp0 ((PBYTE)abReturnBuffer);
                    break;
                case 0xe1:
                                                      // get downloaded size
                     abReturnBuffer[0] = (BYTE) (wCurrentFirmwareAddress & 0x00ff);
                     abReturnBuffer[1] = (BYTE) ((wCurrentFirmwareAddress & 0xff00) >> 8);
                    bEp0TxBytesRemaining = 2;
                    TransmitBufferOnEp0 ((PBYTE)abReturnBuffer);
                    break;
                case 0xe2:
                                                      // set download size and checksum
                     // wValue(firmware size)
                     // bIndexL(checksum)
                     wCurrentFirmwareAddress = (WORD)(tSetupPacket.bValueH << 0x08) +
                         (WORD) tSetupPacket.bValueL;
                    bRAMChecksum
                                              = tSetupPacket.bIndexL;
                    TransmitNullResponseOnEp0();
                    break;
                case 0xF0:
                                                      // ROM Address Dump
                    wIndex = (WORD) (tSetupPacket.bIndexH << 0x08) +</pre>
                         (WORD) tSetupPacket.bIndexL;
                    lcdRomDump(wIndex,4);
                    TransmitNullResponseOnEp0();
                    break;
                case 0xF1:
                                                      // External Memory Dump
                    wIndex = (WORD) (tSetupPacket.bIndexH << 0x08) +</pre>
                         (WORD) tSetupPacket.bIndexL;
                     lcdExternalMemoryDump(wIndex,4);
                    TransmitNullResponseOnEp0();
                    break:
                                                      // I2C Dump
                case 0xF2:
                     // wIndexH(Data Address)
                     // wValueH(device type)
```

```
// wValueL(device id)
                   i2cSetMemoryType(tSetupPacket.bValueH);
                   bi2cDeviceAddress = tSetupPacket.bValueL;
                   wIndex = (WORD)(tSetupPacket.bIndexH << 0x08) +</pre>
                       (WORD) tSetupPacket.bIndexL;
                   lcdI2cDump(wIndex,4);
                   TransmitNullResponseOnEp0();
                   break;
#endif
               default:
                   // stall input and output endpoint 0
                   StallEndPoint();
                   return;
           break;
       case USB REQ TYPE CLASS:
       default:
           StallEndPoint();
           return:
   }
//-----
VOID UsbDataInitialization(VOID)
                             = 0x00;
   bFUNADR
                                            // no device address
                            = 0xff;
                                             // no data remaining
   bEp0TxBytesRemaining
   pbEp0Buffer
                             = NULL;
   bConfiguredFlag
                             = 0x00;
                                             // device unconfigured
   bExecuteFirmware
                              = FALSE;
                                             // a flag set by USB request
                                             // before bootocode hands over
                                             // control to firmware
   bCurrentBuffer
                             = X BUFFER;
                                             // for firmware download
   bRAMChecksumCorrect
                              = FALSE;
                            = 0x0000;
   wCurrentFirmwareAddress
   bRAMChecksum
                              = 0x00;
   wFirmwareLength
                              = 0x0000;
   // enable endpoint 0 interrupt
   tEndPointODescriptorBlock.bIEPCNFG = EPCNF USBIE | EPCNF UBME;
   tEndPointODescriptorBlock.bOEPCNFG = EPCNF USBIE | EPCNF UBME;
   // enable endpoint 1 interrupt
   tOutputEndPointDescriptorBlock[0].bEPCNF = EPCNF_USBIE | EPCNF_UBME | EPCNF_DBUF;
   tOutputEndPointDescriptorBlock[0].bEPBBAX = (BYTE)(OEP1_X_BUFFER_ADDRESS >> 3 &
       0x00ff);
   tOutputEndPointDescriptorBlock[0].bEPBCTX = 0x00000;
    tOutputEndPointDescriptorBlock[0].bEPBBAY = (BYTE)(OEP1_Y_BUFFER_ADDRESS >> 3 &
       0x00ff);
   tOutputEndPointDescriptorBlock[0].bEPBCTY = 0x0000;
    tOutputEndPointDescriptorBlock[0].bEPSIZXY = EP MAX PACKET SIZE;
   // Enable the USB-specific Interrupts; SETUP, RESET and STPOW
   bUSBMSK = USBMSK STPOW | USBMSK SETUP | USBMSK RSTR;
   // disable all four downstream port
   bHUBCNF1 = 0x00;
   // enable port 6 and keep power switch setting
   bHUBCNF2 |= HUBCNF2_P6_EN;
```

```
//-----
VOID CopyDefaultSettings(VOID)
   BYTE bTemp;
   // clear out status bits
   abBootCodeStatus[0] = 0x00;
   abBootCodeStatus[1] = 0x00;
   abBootCodeStatus[2] = 0x00;
   abBootCodeStatus[3] = 0x00;
   // disconnect from USB
   bUSBCTL = 0 \times 00;
   // Disable endpoints EP1
   tOutputEndPointDescriptorBlock[0].bEPCNF = 0x00;
   // set default values for hub
   bHUBPIDL = HUB PID L;
   bHUBPIDH = HUB_PID_H;
   bHUBVIDL = HUB VID L;
   bHUBVIDH = HUB VID H;
   // copy descriptor to allocated address
   // copy device and configuration descriptor to external memory
   for(bTemp=0;bTemp<SIZEOF DEVICE DESCRIPTOR;bTemp++)</pre>
          abDeviceDescriptor[bTemp] = abromDeviceDescriptor[bTemp];
   for(bTemp=0;bTemp<SIZEOF BOOTCODE CONFIG DESC GROUP;bTemp++)</pre>
          abConfigurationDescriptorGroup[bTemp] =
              abromConfigurationDescriptorGroup[bTemp];
   // set power wait time for the hub
                               // 100 ms from power-on to power-good
   bHUBPOTG = HUBPOTG 100MS;
   // set power rating for the hub
   bhubcurt = hubcurt 100MA;
                             // 100 ms from power-on to power-good
   // set i2c speed
   i2cSetBusSpeed(I2C 100KHZ);
/*------
| Interrupt Sub-routines
+----*/
//-----
VOID SetupPacketInterruptHandler(VOID)
{
   bEp0TxBytesRemaining = 0xFF; // setup packet received successfully
   pbEp0Buffer = NULL;
                                // clear remaining to be transmitted on endpoint 0
   Endpoint0Control();
//-----
VOID Ep0InputInterruptHandler(VOID)
{
   // check if the last packet sent
   tEndPoint0DescriptorBlock.bOEPBCNT = 0x00; // is set by the hardware
   if(bEp0TxBytesRemaining == 0xff){
      // last packet just sent, stall input endpoint 0
      // so error conditions would occurs when the host asks more data
      tEndPointODescriptorBlock.bIEPCNFG |= EPCNF STALL;
   }else FillEp0TxWithNextDataPacket();
```

```
//-----
VOID Ep0OutputInterruptHandler(VOID)
    // happened only in status stage
   // Bootrom doesn't handle data stage of control write.
   // stall for any OUT, this is cleared in the setup stage.
   tEndPointODescriptorBlock.bOEPCNFG |= EPCNF_STALL;
VOID Ep1OutputInterruptHandler(VOID)
   BYTE bTemp, bSize, bCode;
   // check if it is the first packet
    if(wFirmwareLength == 0x0000)
        wFirmwareLength = (WORD)abXBufferAddress[0];
        wFirmwareLength += (WORD) (abXBufferAddress[1] << 8);</pre>
        bFirmwareChecksum = abXBufferAddress[2];
        bSize = tOutputEndPointDescriptorBlock[0].bEPBCTX & EPBCT_BYTECNT_MASK;
        for(bTemp=3;bTemp<bSize;bTemp++) {</pre>
           bCode = abXBufferAddress[bTemp];
           abDownloadFirmware[wCurrentFirmwareAddress] = bCode;
           bRAMChecksum += bCode;
           wCurrentFirmwareAddress++;
       bCurrentBuffer = Y BUFFER;
        // clear NAK bit
        tOutputEndPointDescriptorBlock[0].bEPBCTX = 0x00;
    }else{
        if(bCurrentBuffer == X BUFFER) {
            // firgure out the size of packet
           bSize = tOutputEndPointDescriptorBlock[0].bEPBCTX & EPBCT BYTECNT MASK;
            for(bTemp=0;bTemp<bSize;bTemp++) {</pre>
               bCode = abXBufferAddress[bTemp];
               abDownloadFirmware[wCurrentFirmwareAddress] = bCode;
               bRAMChecksum += bCode;
               wCurrentFirmwareAddress++;
           bCurrentBuffer = Y BUFFER;
           // clear NAK bit
            tOutputEndPointDescriptorBlock[0].bEPBCTX = 0x00;
        }else{ // data in y buffer
            // firgure out the size of packet
           bSize = tOutputEndPointDescriptorBlock[0].bEPBCTY & EPBCT_BYTECNT_MASK;
           for (bTemp=0;bTemp<bSize;bTemp++) {</pre>
               bCode = abYBufferAddress[bTemp];
               abDownloadFirmware[wCurrentFirmwareAddress] = bCode;
               bRAMChecksum += bCode;
               wCurrentFirmwareAddress++;
           bCurrentBuffer = X BUFFER;
           // clear NAK bit
           tOutputEndPointDescriptorBlock[0].bEPBCTY = 0x00;
        }
```

```
// check if firmware is ready
   if((WORD)wCurrentFirmwareAddress >= wFirmwareLength){
       // check is checksum is correct
       if(bRAMChecksum == bFirmwareChecksum){
          #ifdef SIMULATION
          lcdPutString("USB Checksum Correct!");
          DelaymSecond(2000);
          #endif
          bRAMChecksumCorrect = TRUE;
          bExecuteFirmware = TRUE;
      }else{
          #ifdef SIMULATION
          lcdPutString("USB Checksum Incorrect!");
          DelaymSecond(2000);
          #endif
          bRAMChecksumCorrect = FALSE;
   }
           -----+
Interrupt Service Routines
  ._____*/
interrupt [0x03] void EX0_int(void)
                                      // External Interrupt 0
   EA = DISABLE;
                                        // Disable any further interrupts
   // always clear the interrupt source first and then bVECINT
   switch (bVECINT) {
                                       // Identify Interrupt ID
       case VECINT OUTPUT ENDPOINTO:
              bVECINT = 0x00;
              Ep0OutputInterruptHandler();
              break;
       case VECINT INPUT ENDPOINTO:
              bVECINT = 0x00;
              Ep0InputInterruptHandler();
              break;
       case VECINT OUTPUT ENDPOINT1:
              bVECINT = 0x00;
              Ep1OutputInterruptHandler();
              break;
       case VECINT STPOW PACKET RECEIVED:
              SetupPacketInterruptHandler();
              // clear setup packet flag (clear source first)
              bUSBSTA = USBSTA STPOW;
              bVECINT = 0x00;
              break;
       case VECINT_SETUP_PACKET_RECEIVED:
              SetupPacketInterruptHandler();
              // clear setup packet flag
              bUSBSTA = USBSTA SETUP;
              bVECINT = 0x00;
              break;
       case VECINT_RSTR_INTERRUPT:
              UsbDataInitialization();
```

```
// clear reset flag
              busbsta = usbsta Rstr;
              bVECINT = 0x00;
              break;
                               // unknown interrupt ID
       default:break;
   }
   EΑ
          = ENABLE;
                               // Enable the interrupts again
//-----
#ifdef SIMULATION
BYTE code abTestHeader[16]
           = \{ 0x52, 0x51, 
                                        // product ID
              0x01,
                                        // Data Type (USB Info)
              0x09,0x00,
                                        // Data Size (9 bytes)
              0x80,
                                        // checksum
                                        // bit setting (slef and switching)
              0x81,
                                      // VID
              0x51,0x04,
                                      // PID for hub
              0x34,0x12,
                                        // PID for function
              0x78,0x56,
                                        // for HUBPOTG
              0x32,
              0x64,
                                        // for HUBCURT
              0x00
                                        // End of descriptor
              };
BYTE code abNullHeader[8] = \{0x55, 0x55, 0x55, 0x55, 0x55, 0x55, 0x55, 0x55\};
#endif
//-----
VOID main(VOID)
   #ifdef SIMULATION
   WORD wAddress;
   for(wAddress = 0; wAddress < 0x8000; wAddress++)</pre>
       abDownloadFirmware[wAddress] = 0x00;
   gpioInitialization();
   lcdPutString("UMP BootSim ");
// clear i2c
   for(wAddress=0x0100; wAddress < 0x200; wAddress+=8) {</pre>
//
         i2cWrite(0x00, wAddress, 8, abNullHeader);
//
       DelaymSecond(20);
//
   }
   i2cSetBusSpeed(I2C 100KHZ);
   i2cSetMemoryType(I2C_CATEGORY_3);
   for(wAddress=0;wAddress<16;wAddress++) {</pre>
//
        i2cWrite(0x00, wAddress, 1, &abTestHeader[wAddress]);
       DelaymSecond(20);
    lcdI2cDump(0x0000,4);
//
    ledPutChar(0x01,0x64);
   while(1);
   #endif
   CopyDefaultSettings();
   UsbDataInitialization();
   // partial support due to memory size
   if(headerSearchForValidHeader() == DATA MEDIUM HEADER I2C){
       if(headerGetDataType(1) == DATA_TYPE_HEADER_HUB_INFO_BASIC){
```

```
if(headerProcessCurrentDataType() == MSG HEADER NO ERROR) {
               #ifdef SIMULATION
               lcdPutString("usbinfo");
               #endif
               bRAMChecksumCorrect = TRUE;
          }
       if(headerGetDataType(2) == DATA_TYPE_HEADER_FIRMWARE_BASIC){
           if (headerProcessCurrentDataType() ==MSG_HEADER_NO_ERROR) {
               #ifdef SIMULATION
               lcdPutString("firmware");
               #endif
               bRAMChecksumCorrect = TRUE;
               bExecuteFirmware = TRUE;
       }
   }
   if(bExecuteFirmware == FALSE){
       // use default value
                                    // Enable global interrupt
       EΑ
                 = ENABLE;
                  = ENABLE;
                                    // Enable interrupt 0
       EXO
       bUSBCTL
               = USBCTL CONT;
                                    // connect to upstream port
       #ifdef SIMULATION
       lcdPutString("Connecting");
                = 0xc0;
       bUSBCTL
       #endif
       while(bExecuteFirmware == FALSE);
   }
   // Disable all interrupts
   EA = DISABLE;
                                      // disable global interrupt
   // disconnection
   bUSBCTL = USBCTL FRSTE;
   // map xdata to code space if checksum correct
   // now application code is in code space
   if(bRAMChecksumCorrect == TRUE){
       #ifdef SIMULATION
       lcdPutStringXY(0,2,"Set Shadow Bit");
       DelaymSecond(4000);
       #endif
       bROMS |= ROMS SDW;
   }else{
       #ifdef SIMULATION
       lcdPutStringXY(0,2,"Shadow Bit Not Set!");
       DelaymSecond(4000);
       #endif
   }
   (*(void(*)(void))0x0000)(); // run firmware now
//----- Cut along the line ------
```

### 6.2.2 I2C.c I2C Routines

```
/*_____
                         _____
                         Texas Instruments
                              I2C
Source: i2c.c, v 1.0 99/01/28 11:00:36
Author: Horng-Ming Lobo Tai lobotai@ti.com
Header: (none)
For more information, contact
Lobo Tai
 Texas Instruments
  12500 TI Blvd, MS 8761
Dallas, TX 75243
USA
 Tel 214-480-3145
 Fax 214-480-3443
      Notes:
  WHO
       WHEN
                   WHAT
        19990128 born
  HMT
  HMT
       19990414 add the following functions (SiCore's format)
  HMT 19990423 modified i2cWaitForRead & i2cWaitForWrite
                    to write '1' clear and removed eUMP functions
  HMT 19990611 fixed bug in i2cRead when bNumber is 1
  HMT 19991124 port to usb keyboard
  HMT
       20000122
                   add control code 0xa0
  _{\rm HMT}
        20000614
                    add to support cat i, ii, and iii devices
  HMT
         20000615
                   i2c on cat 2 device:
                    some cat 2 uses A0,A1 and A2(or partially) but some
                    donesn't. Therefore, in the i2c routine, if the
                    address is more than 0xff, it overwrites the
                    device address by higher data address. In this way,
                    routine can cover most of devices with minor issues.
                   Bug fixed on wait for read for last byte in high
  HMT
         20000630
                    speed. uC is too slow to set SRD bit.
+-----*/
#include "types.h"
#include "i2c.h"
#include "tusb5052.h"
#ifdef I2C TEST
#include "delay.h"
#include "gpio.h"
#endif
static BYTE bDeviceCategory;
VOID i2cSetBusSpeed(BYTE bBusSpeed)
   if(bBusSpeed == I2C 400KHZ) bI2CSTA |= I2CSTA 400K; // set bus speed at 400Khz
   else bI2CSTA &= ~I2CSTA 400K;
                                      // set bus speed at 100Khz
VOID i2cSetMemoryType(BYTE bType)
```

```
if( bType > I2C CATEGORY LAST) return;
                                                  // invalid memory type
   else bDeviceCategory = bType;
//-----
BYTE i2cWaitForRead(VOID)
   // wait until data is ready or ERR=1
   while((bI2CSTA & I2CSTA RXF) != I2CSTA RXF)
      if((bI2CSTA & I2CSTA ERR) == I2CSTA ERR) {
         bI2CSTA |= I2CSTA_ERR; // clear error flag
         return ERROR;
   return NO ERROR;
}
//-----
BYTE i2cWaitForWrite(VOID)
   // wait until TXE bit is cleared or ERR=1
   while((bI2CSTA & I2CSTA TXE) != I2CSTA TXE)
      if((bI2CSTA & I2CSTA ERR) == I2CSTA ERR){
         bi2CSTA |= i2CSTA ERR;
                               // clear error flag
         return ERROR;
   return NO_ERROR;
//-----
BYTE i2cRead(BYTE bDeviceAddress, WORD wAddress, WORD wNumber, PBYTE pbDataArray)
   BYTE bTemp, bHiAddress;
   // If error, return a value other than zero.
   if(wNumber == 0x00) return NO_ERROR;
   bI2CSTA &= ~(I2CSTA SRD | I2CSTA SWR); // clear SRD abnd SWR bit
   if(bDeviceCategory == I2C CATEGORY 1) {
      // cat 1, not tested!
      bI2CADR = (BYTE) ((wAddress << 1) | BIT I2C READ);</pre>
   }else{
      // cat 2 or 3
      bTemp = bDeviceAddress & MASK I2C DEVICE ADDRESS;
                                                    // write device
                                                       address and RW=0
            = bTemp << 1;
      bTemp
      bTemp = BIT_I2C_DEVICE_TYPE_MEMORY;
                                                     // add control code
      // check if data address is higher than 0xff in cat 2 device
      if((bDeviceCategory == I2C CATEGORY 2) && (wAddress > 0x00ff)){
          bHiAddress = (wAddress >> 8) & MASK I2C DEVICE ADDRESS;
          bHiAddress = bHiAddress << 1;
         bTemp = bHiAddress;
                                         // write out device address
      bI2CADR = bTemp;
      if(bDeviceCategory == I2C CATEGORY 3){
          bI2CDAO = (BYTE)(wAddress >> 8); // write out high byte of address
          if(i2cWaitForWrite() != NO ERROR) return ERROR; // bus error
      bI2CDAO = (BYTE)(wAddress & 0xff); // write out low byte of address
```

```
bI2CADR = (bTemp | BIT I2C READ);
                                                      // setup read
   bI2CDAO = 0x00;
                                                      // start read
   // SRD should be cleared
   if(wNumber > 1){
       while(wNumber > 1) {
          if(i2cWaitForRead() != NO_ERROR) return ERROR; // bus error
          if(wNumber == 2) bI2CSTA |= I2CSTA SRD;
          *pbDataArray++ = bI2CDAI;
          wNumber--;
       }
   }else bI2CSTA |= I2CSTA SRD;
   // read the last byte
   *pbDataArray = bI2CDAI;
   return NO ERROR;
BYTE i2cWrite(BYTE bDeviceAddress, WORD wAddress, WORD wNumber, PBYTE pbDataArray)
   BYTE bTemp, bHiAddress;
   bi2CSTA &= ~(I2CSTA SRD | I2CSTA SWR);
                                            // clear SRD abnd SWR bit
   // If error, return a value other than zero.
   if(wNumber == 0x00) return NO ERROR;
   if(bDeviceCategory == I2C CATEGORY 1){
       // cat 1, not tested!
       bI2CADR = (BYTE) (wAddress << 1);
   }else{
       // cat 2 or 3
              = bDeviceAddress & MASK_I2C_DEVICE_ADDRESS; // write device
       bTemp
                                                         address and RW=0
       bTemp = bTemp << 1;
                                                      // add control code
       bTemp |= BIT I2C DEVICE TYPE MEMORY;
       // check if data address is higher than 0xff in cat 2 device
       if((bDeviceCategory == I2C CATEGORY 2) && (wAddress > 0x00ff)) {
          bHiAddress = (BYTE) (wAddress >> 8) & MASK_I2C_DEVICE_ADDRESS;
          bHiAddress = bHiAddress << 1;
          bTemp = bHiAddress;
       }
       bI2CADR = bTemp;
                                                // write out device address
       if(bDeviceCategory == I2C CATEGORY 3){
          bI2CDAO = (BYTE) (wAddress >> 8); // write out high byte of address
          if(i2cWaitForWrite() != NO_ERROR) return ERROR; // bus error
       }
       bI2CDAO = (BYTE) (wAddress & 0xff);
                                         // write out low byte of address
       // SRD should be cleared.
   while(wNumber > 1) {
       bI2CDAO = *pbDataArray++;
       wNumber--;
```

```
}
   // write the last byte
   bI2CSTA |= I2CSTA SWR;
                                                // set SWR bit
   bI2CDAO = *pbDataArray;
                                                // write out the data
   if(i2cWaitForWrite() != NO ERROR) return ERROR; // bus error
   return NO ERROR;
#ifdef I2C_TEST
#define TEST_PATTERN_SIZE 2
#define TEST PAGE SIZE
#define TEST SIZE CAT3
#define TEST_SIZE_CAT2
                         0x0100
BYTE code abTestPattern[8] = \{0x51,0xa2,0x93,0xf0,0x0f,0xff,0x81,0x00\};
BYTE code abTestPattern1[8]
                            = \{0x12,0x34,0x56,0x78,0x9a,0xbd,0xde,0xef\};
//-----
VOID TestRandom(BYTE bCat, WORD wSize)
   WORD wAddress;
   BYTE bTemp, bRC;
   i2cSetBusSpeed(I2C 100KHZ);
   i2cSetMemoryType(bCat);
   for(wAddress=0;wAddress < wSize;wAddress++){</pre>
       for(bTemp=0;bTemp<TEST PATTERN SIZE;bTemp++) {</pre>
           lcdPutStringXY(0,1,"Address : ");
           lcdPutWord(wAddress);
           lcdPutStringXY(0,2,"Data : ");
           lcdPutByte(abTestPattern[bTemp]);
           i2cWrite(0x00,wAddress,1,&abTestPattern[bTemp]);
           DelaymSecond(5);
           i2cWrite(0x00,wAddress+1,1,&abTestPattern[bTemp+1]);
           DelaymSecond(5);
           i2cRead(0x00,0X0000,1,&bRC);
           i2cRead(0x00, wAddress, 1, &bRC);
           if(bRC != abTestPattern[bTemp]) {
              lcdPutStringXY(0,3,"ERROR!!");
               lcdPutString("read(");
              lcdPutByte(bRC);
              lcdPutString(")");
               lcdPutString("write(");
               lcdPutByte(abTestPattern[bTemp]);
              lcdPutString(")");
              while(1);
   }
VOID TestPage(BYTE bCat,WORD wSize,BYTE bTestPassternSize)
{
   WORD wAddress;
   BYTE bTemp, abRc[0x50];
   i2cSetBusSpeed(I2C_400KHZ);
   i2cSetMemoryType(bCat);
```

```
for(wAddress = 0; wAddress < wSize; wAddress+=bTestPassternSize) {</pre>
        lcdPutStringXY(0,1,"Address : ");
        lcdPutWord(wAddress);
        i2cWrite(0x00,wAddress,bTestPassternSize,&abTestPatternClear[0]);
       DelaymSecond(5);
        i2cWrite(0x00, wAddress, bTestPassternSize, &abTestPattern[0]);
        DelaymSecond(5);
        for(bTemp=0;bTemp<0x25;bTemp++) abRc[bTemp]=0x00;</pre>
        i2cRead(0x00,wAddress,bTestPassternSize,&abRc[0]);
        for(bTemp=0;bTemp<bTestPassternSize;bTemp++) {</pre>
            if(abRc[bTemp] != abTestPattern[bTemp]){
               lcdPutStringXY(0,3,"ERROR!!");
               lcdPutString("read(");
               lcdPutByte(abRc[bTemp]);
               lcdPutString(")");
               lcdPutString("write(");
               lcdPutByte(abTestPattern[bTemp]);
               lcdPutString(")");
               while(1);
       }
VOID TestCat3Random(VOID)
   qpioInitialization();
   lcdPutString("Test i2c memory");
   lcdPutString(":Random R/W Test on CAT3");
   TestRandom(I2C CATEGORY_3,TEST_SIZE_CAT3);
//-----
VOID TestCat3Page(VOID)
{
   gpioInitialization();
   lcdPutString("Test i2c memory");
   lcdPutString(":Page R/W Test on CAT3");
   TestPage(I2C CATEGORY 3,TEST SIZE CAT3,TEST PATTERN SIZE);
VOID TestCat2Random(VOID)
   gpioInitialization();
   lcdPutString("Test i2c memory");
   lcdPutString(":Random R/W Test on CAT2");
   TestRandom(I2C_CATEGORY_2,TEST_SIZE_CAT2);
VOID TestCat2Page(VOID)
   gpioInitialization();
   lcdPutString("Test i2c memory");
   lcdPutString(":Page R/W Test on CAT2");
    TestPage(I2C_CATEGORY_2,TEST_SIZE_CAT2,TEST_PATTERN_SIZE);
```

```
VOID LargePageReadPrepare(BYTE bCat,WORD wSize)
{
   WORD wAddress;
   BYTE bTemp;
    gpioInitialization();
    lcdPutString("Test i2c memory");
    lcdPutString(":Large Page Test");
    i2cSetBusSpeed(I2C 400KHZ);
    i2cSetMemoryType(bCat);
    // write test pattern to i2c
    for(wAddress = 0; wAddress < wSize; wAddress++) {</pre>
        bTemp = (BYTE) (wAddress & 0xff);
        i2cWrite(0x00, wAddress, 1, &bTemp);
        lcdPutStringXY(0,1,"Address : ");
        lcdPutWord(wAddress);
        DelaymSecond(2);
        *(pbExternalRAM+wAddress) = 0x05;
    }
}
VOID LargePageRead(BYTE bCat, WORD wSize)
   WORD wAddress;
   BYTE bTemp;
    i2cSetBusSpeed(I2C 400KHZ);
    i2cSetMemoryType(bCat);
    // clear externla memory
    for(wAddress = 0; wAddress < 0x8000; wAddress++) {</pre>
        *(pbExternalRAM+wAddress) = 0x05;
    lcdPutStringXY(0,2,"Large Page Read to external Memory : ");
    i2cRead(0x00,0x0000,wSize,pbExternalRAM);
   bTemp = 0x00;
    for(wAddress = 0; wAddress < wSize; wAddress++) {</pre>
        if(*(pbExternalRAM+wAddress) != bTemp) {
            lcdPutStringXY(0,3,"Bad Addr: ");
            lcdPutWord(wAddress);
            DelaymSecond(2000);
            lcdExternalMemoryDump(0x0000,4);
            ledPutChar(0x01,bI2CSTA);
            while(1);
        bTemp++;
    }
     lcdExternalMemoryDump(wSize-0x10,4);
     ledPutChar(0x01,bI2CSTA);
     ledPutChar(0x02,bI2CDAI);
```

```
//-----
VOID main(VOID)
  DelaymSecond(10);
  gpioInitialization();
  TestCat3Random();
  TestCat3Page();
// TestCat2Random();
// TestCat2Page();
//
  LargePageReadPrepare(I2C_CATEGORY_3,0x400);
  while(1);
//
// LargePageRead(I2C_CATEGORY_3,0x1010);
  lcdPutStringXY(0,3,"Done!");
  while(1);
#endif
//----- Cut along the line -----
```

# 6.3 header.c I<sup>2</sup>C Header Routines

```
Texas Instruments
                          Header
+-----
Source: header.c, v 1.0 2000/05/28 12:59:29
Author: Horng-Ming Lobo Tai lobotai@ti.com
| Header: (none)
For more information, contact
Lobo Tai
| Texas Instruments
| 12500 TI BLVD, MS8761
| Dallas, TX 75243
I IISA
 Tel 214-480-3145
Fax 214-480-3443
Logs:
      <u>WHEN</u>
WHO
                 WHAT
HMT
       20000528 born
#include <io51.h>
                  // 8051 sfr definition
#include "types.h"
#include "tusb5052.h"
#include "header.h"
#include "i2c.h"
#include "usb.h"
#include "delay.h"
#ifdef SIMULATION
#include "gpio.h"
#endif
#pragma memory = dataseg(TUSB5052_DESC_SEG)
                                              // 0xfc00
extern BYTE abDeviceDescriptor[SIZEOF DEVICE DESCRIPTOR];
extern BYTE abConfigurationDescriptorGroup[SIZEOF_BOOTCODE_CONFIG_DESC_GROUP];
BYTE abEepromHeader[0x80];
#pragma memory = default
#pragma memory = dataseg(TUSB5052 EXTERNAL RAM SEG) // 0x0000
extern BYTE abDownloadFirmware[1024*16];
#pragma memory = default
/*------
| Constant Definition
+----*/
// Local Variables
#pragma memory = idata
BYTE bCurrentHeaderMediumType;
ULONG ulCurrentHeaderPointer;
BYTE bCurrentDataType;
WORD wCurrentDataSize;
BYTE bCurrentDataChecksum;
tFirmwareRevision tCurrentFirmwareRevision;
WORD wCurrentUploadPointer;
BYTE bi2cDeviceAddress;
#pragma memory = default
```

```
/*_____
Sub-routines go here...
+----*/
BYTE headerCheckProductIDonI2c(VOID)
   // in simulation, if error, ab Eeprom Header could be xx.
   abEepromHeader[0] = 0x00;
   abEepromHeader[1] = 0x00;
   abEepromHeader[2] = 0x00;
   abEepromHeader[3] = 0x00;
   if(i2cRead(bi2cDeviceAddress, 0x0000, 0x02, &abEepromHeader[0]) == NO ERROR){
      if((abEepromHeader[0] == FUNCTION_PID_L) && (abEepromHeader[1] == FUNCTION_PID_H)){
          bCurrentHeaderMediumType = DATA MEDIUM HEADER I2C;
          #ifdef SIMULATION
          lcdPutString("Header Found!! DevAdr:");
          lcdPutByte(bi2cDeviceAddress);
          return DATA_MEDIUM_HEADER_I2C;
   return DATA MEDIUM HEADER NO;
//----
// only support i2c due to memory size
BYTE headerSearchForValidHeader(VOID)
   // check CAT I
   #ifdef SIMULATION
   lcdPutString("CAT I ");
   #endif
   i2cSetMemoryType(I2C CATEGORY 1);
   bi2cDeviceAddress = 0x0000;
   if(headerCheckProductIDonI2c() ==DATA MEDIUM HEADER I2C)
   return DATA_MEDIUM_HEADER_I2C;
   // check CAT II
   #ifdef SIMULATION
   lcdPutString("CAT II ");
   #endif
   i2cSetMemoryType(I2C_CATEGORY_2);
   for(bi2cDeviceAddress=0;bi2cDeviceAddress<8;bi2cDeviceAddress++)</pre>
      if(headerCheckProductIDonI2c() ==DATA_MEDIUM_HEADER_I2C) return
DATA_MEDIUM_HEADER_I2C;
   // check CAT III
   #ifdef SIMULATION
   lcdPutString("CAT III ");
   i2cSetMemoryType(I2C_CATEGORY_3);
   for(bi2cDeviceAddress=0;bi2cDeviceAddress<8;bi2cDeviceAddress++)</pre>
      if(headerCheckProductIDonI2c() ==DATA MEDIUM HEADER I2C)return
DATA MEDIUM HEADER 12C;
   return DATA MEDIUM HEADER NO;
//-----
```

```
// only support i2c due to memory size
BYTE headerGetDataType(WORD wNumber)
   WORD wAddress;
   tHeaderPrefix tData;
   bCurrentDataType
                         = DATA TYPE HEADER END;
                          = OFFSET HEADER FIRST DATA SECTION;
   wAddress
   if(bCurrentHeaderMediumType == DATA_MEDIUM_HEADER_I2C){
       while(wNumber != 0x0000) {
           i2cRead(bi2cDeviceAddress, wAddress, sizeof(tHeaderPrefix),(PBYTE)&tData);
           bCurrentDataType = tData.bDataType;
           wCurrentDataSize
                              = (WORD)tData.bDataSize_L;
           wCurrentDataSize += (WORD) (tData.bDataSize H << 8);</pre>
           bCurrentDataChecksum = tData.bDataChecksum;
           wAddress
                              += (wCurrentDataSize+sizeof(tHeaderPrefix));
           wNumber--;
       if(wAddress != OFFSET_HEADER_FIRST_DATA_SECTION)
           ulCurrentHeaderPointer = (ULONG) (wAddress-wCurrentDataSize);
       else ulCurrentHeaderPointer = OFFSET_HEADER_FIRST_DATA_SECTION;
   }
   return bCurrentDataType;
//-----
BYTE LoadFirmwareBasicFromI2c(VOID)
   BYTE bChecksum:
   WORD wAddressI2c;
   WORD wProgramSize, wAddress;
   wAddressI2c = (WORD)ulCurrentHeaderPointer;
   if(i2cRead(bi2cDeviceAddress, wAddressI2c, sizeof(tCurrentFirmwareRevision),
              (PBYTE) &tCurrentFirmwareRevision) == ERROR) return ERROR;
   wProgramSize = wCurrentDataSize - sizeof(tFirmwareRevision);
   wAddressI2c
                       = wAddressI2c + sizeof(tFirmwareRevision);
    if(i2cRead(bi2cDeviceAddress,wAddressI2c,
       wProgramSize, &abDownloadFirmware[0x0000]) != NO ERROR) return ERROR;
   // get Checksum from RAM
   bChecksum = tCurrentFirmwareRevision.bMinor;
   bChecksum += tCurrentFirmwareRevision.bMajor;
    for(wAddress=0x0000; wAddress<wProgramSize; wAddress++)</pre>
       bChecksum += abDownloadFirmware[wAddress];
   if(bCurrentDataChecksum != bChecksum) return ERROR;
   else return NO_ERROR;
// only support i2c due to memory size
BYTE LoadUsbInfoBasicFromI2c(VOID)
   BYTE bTemp, bChecksum;
```

```
WORD wTemp, wAddress;
tHeaderUsbInfoBasic *ptUsbInfoBasic;
wAddress = ulCurrentHeaderPointer;
ptUsbInfoBasic = (tHeaderUsbInfoBasic *)abEepromHeader;
if (i2cRead (bi2cDeviceAddress, wAddress,
   wCurrentDataSize, &abEepromHeader[0x0000]) != NO ERROR) return ERROR;
// get check sum
bChecksum = 0x00;
for(wTemp=0x0000;wTemp<wCurrentDataSize;wTemp++)</pre>
    bChecksum += abEepromHeader[wTemp];
// check if the data is for hub info
if(bChecksum == bCurrentDataChecksum){
    // download VID and VIP Information from EEPROM
    bHUBVIDL = ptUsbInfoBasic->bVID L;
    bHUBVIDH = ptUsbInfoBasic->bVID H;
    bHUBPIDL = ptUsbInfoBasic->bPID_HUB_L;
    bHUBPIDH = ptUsbInfoBasic->bPID HUB H;
    // update device descriptor
    abDeviceDescriptor[OFFSET DEVICE DESCRIPTOR PID L]
              = ptUsbInfoBasic->bPID_FUNC_L;
    abDeviceDescriptor[OFFSET DEVICE DESCRIPTOR PID H]
              = ptUsbInfoBasic->bPID_FUNC_H;
    abDeviceDescriptor[OFFSET DEVICE DESCRIPTOR VID L] = bHUBVIDL;
    abDeviceDescriptor[OFFSET DEVICE DESCRIPTOR VID H] = bHUBVIDH;
    // Time for power-on to power-good
    bHUBPOTG = ptUsbInfoBasic->bHubPotg;
    #ifdef SIMULATION
    lcdPutString("POTG=");
    lcdPutByte(ptUsbInfoBasic->bHubPotg);
    #endif
    // set power rating for the hub
    bHUBCURT = ptUsbInfoBasic->bHubCurt;
    #ifdef SIMULATION
    lcdPutString("CURT=");
    lcdPutByte(ptUsbInfoBasic->bHubCurt);
    #endif
    // set PWRSW
    bTemp = ptUsbInfoBasic->bBitSetting & BIT HEADER PWRSW;
    if(bTemp == BIT HEADER PWRSW) {
        bHUBCNF2 |= HUBCNF2 PWRSW;
        #ifdef SIMULATION
        lcdPutString("PWRSW!");
        #endif
   // bus-powered or self-powered
    bTemp = ptUsbInfoBasic->bBitSetting & BIT HEADER BSPWR;
    if(bTemp == BIT_HEADER_BSPWR) { // self-powered
        busbctl |= USBctl SELF;
        abConfigurationDescriptorGroup[OFFSET CONFIG DESCRIPTOR POWER] = (BYTE)(0x80 |
            CFG DESC ATTR SELF POWERED);
        #ifdef SIMULATION
        lcdPutString("Self!");
        #endif
```

```
}else{
           #ifdef SIMULATION
           lcdPutString("Bus!");
           #endif
   }else{
           #ifdef SIMULATION
           lcdPutString("IDCSERR!");
           //lcdPutByte(bCurrentDataChecksum);
           //lcdPutByte(bChecksum);
           //lcdExternalMemoryDump((WORD)&abEepromHeader[0],4);
           //while(1);
           #endif
          return ERROR;
   return NO ERROR;
//-----
// only support i2c due to memory size
BYTE headerProcessCurrentDataType(VOID)
   if(bCurrentHeaderMediumType == DATA MEDIUM HEADER I2C){
       if(bCurrentDataType == DATA_TYPE_HEADER_HUB_INFO_BASIC){
           if(LoadUsbInfoBasicFromI2c() == ERROR) return MSG HEADER CHECKSUM ERROR;
       }else if(bCurrentDataType == DATA_TYPE_HEADER_FIRMWARE_BASIC){
           if(LoadFirmwareBasicFromI2c() == ERROR) return MSG HEADER CHECKSUM ERROR;
       }else return MSG HEADER DATA TYPE ERROR;
   }else return MSG HEADER DATA MEDIUM ERROR;
   return MSG HEADER NO ERROR;
//-----
WORD headerReturnFirmwareRevision(VOID)
{
   WORD wCurrentFirmwareRevision;
   wCurrentFirmwareRevision = (WORD)tCurrentFirmwareRevision.bMajor << 8;</pre>
   wCurrentFirmwareRevision |= tCurrentFirmwareRevision.bMinor;
   return wCurrentFirmwareRevision;
// only support i2c due to memory size
BOOL UpdateHeader(WORD wHeaderSize, BYTE bBlockSize, BYTE bWaitTime)
   WORD wAddress;
#ifdef SIMULATION
   lcdPutString("upload");
   lcdPutByte(bBlockSize);
   lcdPutByte(bWaitTime);
   lcdPutWord(wHeaderSize);
   lcdPutWord(wCurrentUploadPointer);
#endif
   wAddress = 0x0000;
```

```
if(wHeaderSize >= (WORD)bBlockSize){
       // writer each block
       do{
           if(i2cWrite(bi2cDeviceAddress,wCurrentUploadPointer,
               (WORD)bBlockSize, (PBYTE)&abDownloadFirmware[wAddress])
               != NO ERROR) return ERROR;
           wCurrentUploadPointer = wCurrentUploadPointer + (WORD) bBlockSize;
                      = wAddress + (WORD)bBlockSize;
           wAddress
           DelaymSecond((WORD)bWaitTime);
       }while((wAddress + (WORD)bBlockSize) <= wHeaderSize);</pre>
       // writer partial block
   while(wAddress < wHeaderSize){</pre>
       if(i2cWrite(bi2cDeviceAddress,wCurrentUploadPointer,0x0001,
           (PBYTE) &abDownloadFirmware[wAddress]) != NO ERROR) return ERROR;
       DelaymSecond((WORD)bWaitTime);
       wAddress++;
       wCurrentUploadPointer++;
   return NO ERROR;
//----- Cut along the line -----
```

# 6.4 tusb5052.h UMP-Related Header File

```
Texas Instruments
                      TUSB5052 Header File
+----
Source: tusb5052.h, v 1.0 2000/01/21 15:12:03
Author: Horng-Ming Lobo Tai lobotai@ti.com
Header: (none)
For more information, contact
Lobo Tai
Texas Instruments
| 8505 Forest Lane, MS 8761
Dallas, TX 75243
 USA
Tel 972-480-3145
Fax 972-480-3443
Logs:
WHO WHEN
               WHAT
| HMT 20000121 born
| \hspace{.1in} {\tt HMT} \hspace{.1in} {\tt 20000228} \hspace{.1in} {\tt achange USBCTL, add USBCNF1, USBCNF2 and HUBPOTG} \\
#ifndef TUSB5052 H
#define TUSB5052 H
#ifdef __cplusplus
extern "C"
| Release Notes:
+----*/
| Include files
| Function Prototype
Type Definition & Macro
// EDB Data Structure
typedef struct _tEDB
  BYTE bEPCNF;
                       // Endpoint Configuration
  BYTE bEPBBAX;
                        // Endpoint X Buffer Base Address
                        // Endpoint X Buffer byte Count
  BYTE
         bEPBCTX;
                        // no used
  BYTE bSPARE0;
  BYTE bSPARE1;
                        // no used
  BYTE bEPBBAY;
                        // Endpoint Y Buffer Base Address
  BYTE
                        // Endpoint Y Buffer byte Count
       bEPBCTY;
                     // Endpoint XY Buffer Size
  BYTE bEPSIZXY;
} tEDB, *tpEDB;
```

```
typedef struct tEDB0
                         // Input Endpoint 0 Configuration Register
   BYTE bIEPCNFG;
                           // Input Endpoint 0 Buffer Byte Count
   BYTE bIEPBCNT;
   BYTE bOEPCNFG;
                           // Output Endpoint O Configuration Register
   BYTE boepbcnt;
                           // Output Endpoint O Buffer Byte Count
} tEDB0, *tpEDB0;
/*-----
| Constant Definition
#define SIZEOF BOOTCODE CONFIG DESC GROUP
SIZEOF_CONFIG_DESCRIPTOR+SIZEOF_INTERFACE_DESCRIPTOR+SIZEOF_ENDPOINT_DESCRIPTOR
// Power Control Register (@ SFR 87h)
// PCON
               0x87 // sfr 0x87
#define PCON_IDL 0x01 // MCU idle bit
                           // 0: MCU NOT in idle, 1:MCU idle
#define PCON GF0 0x04 // General purpose bit
                    0x08 // General purpose bit
#define PCON GF1
#define PCON_SMOD
                    0x80 // Double baud rate control bit
// External Memory Pointer
// don't use this one because it is not efficient in the binary code.
// char *pbExternalRAM = (char *)0x010000;
#define pbExternalRAM ((char xdata *)0x0000) // use this for the future design
#define pbInternalROM ((char code *)0x0000)
// TUSB5052 VID and PID Definition
#define HUB_VID_H
                    0x04
#define HUB PID L
                    0x45
#define HUB_PID H
                   0x31
                           // TUSB5052
#define FUNCTION PID L 0x52
#define FUNCTION PID H 0x51
// USB related Constant
#define MAX_ENDPOINT_NUMBER
                            0x07
#define EPO MAX PACKET SIZE
                             0x08
#define EP MAX PACKET SIZE
                            0x40
// on-board I/O address are c00x. This is the same as f80x.
#define IEP1_X_BUFFER_ADDRESS 0xF800 // Input Endpoint 1 X Buffer Base-address
#define IEP1_Y_BUFFER_ADDRESS 0xF840 // Input Endpoint 1 Y Buffer Base-address
#define OEP1_X_BUFFER_ADDRESS 0xF880 // Output Endpoint 1 X Buffer Base-address
#define OEP1 Y BUFFER ADDRESS 0xF8C0 // Output Endpoint 1 Y Buffer Base-address
#define IEP2_X_BUFFER_ADDRESS 0xF900 // Input Endpoint 2 X Buffer Base-address
#define IEP2 Y BUFFER ADDRESS 0xF940 // Input Endpoint 2 Y Buffer Base-address
#define OEP2 X BUFFER_ADDRESS 0xF980 // Output Endpoint 2 X Buffer Base-address
#define OEP2 Y BUFFER ADDRESS 0xF9C0 // Output Endpoint 2 Y Buffer Base-address
#define IEP3 X BUFFER ADDRESS 0xFA00 // Input Endpoint 3 X Buffer Base-address
#define IEP3 Y BUFFER ADDRESS
                           0xFA40 // Input Endpoint 3 Y Buffer Base-address
#define OEP3 X BUFFER ADDRESS 0xFA80 // Output Endpoint 3 X Buffer Base-address
#define OEP3 Y BUFFER ADDRESS 0xFAC0 // Output Endpoint 3 Y Buffer Base-address
#define IEP4 X BUFFER ADDRESS 0xFB00 // Input Endpoint 4 X Buffer Base-address
#define IEP4 Y BUFFER ADDRESS
                            0xFB40 // Input Endpoint 4 Y Buffer Base-address
#define OEP4_X_BUFFER_ADDRESS 0xFB80 // Output Endpoint 4 X Buffer Base-address
#define OEP4 Y BUFFER ADDRESS 0xFBC0 // Output Endpoint 4 Y Buffer Base-address
```

```
#define IEP5 X BUFFER ADDRESS
                                0xFC00 // Input Endpoint 5 X Buffer Base-address
#define IEP5 Y BUFFER ADDRESS
                                0xFC40 // Input Endpoint 5 Y Buffer Base-address
#define OEP5 X BUFFER ADDRESS
                                0xFC80 // Output Endpoint 5 X Buffer Base-address
#define OEP5 Y BUFFER ADDRESS
                                0xFCC0 // Output Endpoint 5 Y Buffer Base-address
                                0xFD00 // Input Endpoint 6 X Buffer Base-address
#define IEP6 X BUFFER ADDRESS
#define IEP6 Y BUFFER ADDRESS
                                0xFD40 // Input Endpoint 6 Y Buffer Base-address
#define OEP6 X BUFFER ADDRESS
                                0xFD80 // Output Endpoint 6 X Buffer Base-address
#define OEP6_Y_BUFFER_ADDRESS
                                0xFDC0 // Output Endpoint 6 Y Buffer Base-address
#define IEP7_X_BUFFER_ADDRESS
                                0xFE00 // Input Endpoint 7 X Buffer Base-address
#define IEP7_Y_BUFFER_ADDRESS
                                0xFE20 // Input Endpoint 7 Y Buffer Base-address
#define OEP7 X BUFFER ADDRESS
                                0xFE40 // Output Endpoint 7 X Buffer Base-address
#define OEP7_Y_BUFFER_ADDRESS
                                0xFE60 // Output Endpoint 7 Y Buffer Base-address
// Miscellaneous Registers
#define ROMS_SDW
                        0x01
#define ROMS RO
                        0x02
                               // Revision Number R[3:0]
                       0x04
#define ROMS R1
#define ROMS R2
                       0x08
#define ROMS R3
                        0x10
#define ROMS SO
                       0x20
                              // Code Size S[1:0]
#define ROMS_S1
                       0x40
                              // 00: 4K, 01:8k, 10:16k, 11:32k
#define ROMS ROA
                       0x80
                              // Code Space 0:in ROM, 1:in RAM
#define GLOBCTL LPWR
                        0x04
                              // Low Power Bit Mode, 0:Low Power, 1:Normal Operation
#define GLOBCTL_RSTP
                        0x08
                              // Reset Ouput Polarity 0:Active Low, 1:Active High
                              // Output Clock Frequency Select, C[1:0]
#define GLOBCTL CO
                        0x20
                               // 00:48Mhz, 01:24Mhz, 10:12Mhz, 11:6Mhz
#define GLOBCTL_C1
                        0x40
#define GLOBCTL 24MHZ
                        0x80
                               // Clock Slect for MCU, 0:12Mhz, 1:24Mhz
// EndPoint Desciptor Block
#define EPCNF USBIE
                              // USB Interrupt on Transaction Completion. Set By MCU
                               // 0:No Interrupt, 1:Interrupt on completion
#define EPCNF STALL
                        0x08
                               // USB Stall Condition Indication. Set by UBM
                               // 0: No Stall, 1:USB Install Condition
#define EPCNF DBUF
                               // Double Buffer Enable. Set by MCU
                        0x10
                               // 0: Primary Buffer Only(x-buffer only), 1:Toggle Bit
                               // Selects Buffer
                               // USB Toggle bit. This bit reflects the toggle sequence bit
#define EPCNF TOGLE
                        0x20
                               // of DATA0 and DATA1.
                               // ISO=0, Non Isochronous transfer. This bit must be cleared
#define EPCNF ISO
                        0x40
                               // by MCU since only non isochronous transfer is supported.
#define EPCNF UBME
                               // UBM Enable or Disable bit. Set or Clear by MCU.
                        0x80
                               // 0:UBM can't use this endpoint
                               // 1:UBM can use this endpoint
#define EPBCT BYTECNT MASK 0x7F // MASK for Buffer Byte Count
#define EPBCT NAK
                        0x80
                               // NAK, 0:No Valid in buffer, 1:Valid packet in buffer
// Endpoint 0 Descriptor Registers
#define IEPBCNT_NAK
                        0x80
                             // NAK bit
                               // 0:buffer contains valid data
                               // 1:buffer is empty
// USB Registers
#define USBSTA STPOW
                        0 \times 01
                               // Setup Overwrite Bit. Set by hardware when setup
                               // packet is received
                               // while there is already a packet in the setup buffer.
                               // 0:Nothing, 1:Setup Overwrite
#define USBSTA RWUP
                        0x02
                               // Remote wakeup pin status
                               // 0:Nothing, 1:Remote wakeup request
#define USBSTA SETUP
                        0x04
                              // Setup Transaction Received Bit. As long as SETUP is '1',
```

```
// IN and OUT on endpoint-0 is NAKed regardless
                                  // of their real NAK bits values.
#define USBSTA UART1
                         0x08
                                  // Uart 1 Ring Indicator
                                  // 0: no ring coming, 1:ring coming
                                  // Uart 2 Ring Indicator
#define USBSTA_UART2
                         0x10
                                  // 0: no ring coming, 1:ring coming
                                  // Function Resume Request Bit. 0:clear by MCU,
#define USBSTA RESR
                         0x20
                                  // 1:Function Resume is detected.
                                  // Function Suspended Request Bit. 0:clear by MCU, // 1:Function Suspend is detected.
#define USBSTA SUSR
                         0 \times 40
                                  // Function Reset Request Bit. This bit is set in // response to a global or selective suspend condition.
#define USBSTA RSTR
                         0x80
                                  // 0:clear by MCU, 1:Function reset is detected.
                                  // Setup Overwrite Interrupt Enable Bit
#define USBMSK STPOW
                         0 \times 01
                                  // 0: disable, 1:enable
#define USBMSK_RWUP
                         0 \times 02
                                  // Remote wakeup Interrupt Enable Bit
                                  // 0: disable, 1:enable
#define USBMSK SETUP
                         0 \times 04
                                 // Setup Interrupt Enable Bit
                                  // 0: disable, 1:enable
                                  // Uart1 RI Interrupt Enable Bit
#define USBMSK UART1
                         80x0
                                  // 0: disable, 1:enable
                                 // Uart2 RI Interrupt Enable Bit
#define USBMSK_UART2
                         0x10
                                  // 0: disable, 1:enable
#define USBMSK RESR
                         0x20
                                  // Function Resume Interrupt Enable Bit
                                  // 0: disable, 1:enable
                                 // Function Suspend Interrupt Enable Bit
#define USBMSK SUSR
                         0x40
                                  // 0: disable, 1:enable
#define USBMSK_RSTR
                                  // Function Reset Interrupt Enable Bit
                         0x80
                                  // 0: disable, 1:enable
                                  // USB traffic direction 0: USB out packet, 1:in
#define USBCTL DIR
                         0 \times 01
                                  // packet (from TUSB5052 to The host)
#define USBCTL SIR
                         0 \times 0.2
                                  // Setup interrupt status bit
                                  // 0: SETUP interrupt is not served.
                                  // 1: SETUP interrupt in progess
#define USBCTL SELF
                         0x04
                                  // Bus/self powered bit
                                  // 0: bus, 1:self
#define USBCTL FRSTE
                         0x10
                                  // Function Reset Condition Bit.
                                  // This bit connects or disconnects the USB
                                  // Function Reset from the MCU reset
                                  // 0:not connect, 1:connect
#define USBCTL RWUP
                         0x20
                                  // Remote wakeup request
#define USBCTL HUBV
                         0x40
                                  // USB hub version Read only
                                  // 0:1.x hub, 1:2.x hub
#define USBCTL CONT
                         0x80
                                  // Connect or Disconnect Bit
                                  // 0:Upstream port is disconnected. Pull-up disabled
                                  // 1:Upstream port is connected. Pull-up enabled
#define HUBCNF1 P1E
                         0 \times 01
                                  // Hub Port 1 enable/disable control bit
                                  // 0: disable, 1:enable
                                  // Hub Port 1 connection bit
#define HUBCNF1_P1A
                         0x02
                                  // 0: removable, 1:fixed
#define HUBCNF1 P2E
                         0x04
                                  // Hub Port 2 enable/disable control bit
                                  // 0: disable, 1:enable
#define HUBCNF1 P2A
                                  // Hub Port 2 connection bit
                         0x08
                                  // 0: removable, 1:fixed
                                  // Hub Port 3 enable/disable control bit
#define HUBCNF1_P3E
                         0x10
                                  // 0: disable, 1:enable
```

```
#define HUBCNF1 P3A
                                0x20
                                        // Hub Port 3 connection bit
                                        // 0: removable, 1:fixed
                                        // Hub Port 4 enable/disable control bit
#define HUBCNF1 P4E
                                0x40
                                        // 0: disable, 1:enable
#define HUBCNF1 P4A
                                        // Hub Port 4 connection bit
                                0x80
                                        // 0: removable, 1:fixed
                                        // Hub Port 5 enable/disable control bit
#define HUBCNF2 P5E
                                0x01
                                        // 0: disable, 1:enable
#define HUBCNF2_P5A
                                0x02
                                        // Hub Port 5 connection bit
                                        // 0: removable, 1:fixed
#define HUBCNF2 P6 NONE
                                0x00
                                        // Hub Port 6: no function
#define HUBCNF2_P6_EN
                                0x10
                                        // Hub Port 6: fixed attach, enable (normal
                                        // operation)
#define HUBCNF2 P6 NOT ATTACH
                                0x20
                                        // Hub Port 6: removable, NOT attach
#define HUBCNF2 P6 ATTACH
                                0x30
                                        // Hub Port 6: attached, removable
#define HUBCNF2_P6_MASK
                                0x30
                                        // Power Switch controle bit
#define HUBCNF2 PWRSW
                                0x80
                                        // 0: not available, 1:available
#define HUBPOTG 100MS
                                        // power-on to power-good time is 100ms
                                0x32
                                            ( in 2msincrement)
#define HUBCURT 100MA
                                0x64
                                        // hub requires 100mA
// DMA Control Registers
#define DMA BASE ADDRESS
                                0xFFE0 // all DMA register starts at this address
#define DMACDR ENDPOINT MASK
                                0x07
                                        // Endpoint Select Mask
#define DMACDR ENDPOINT1
                                0x01
                                        // Select Endpoint 1
#define DMACDR ENDPOINT2
                                0x02
                                        // Select Endpoint 2
#define DMACDR ENDPOINT3
                                0x03
                                       // Select Endpoint 3
#define DMACDR ENDPOINT4
                                0x04
                                      // Select Endpoint 4
#define DMACDR ENDPOINT5
                                0x05
                                        // Select Endpoint 5
#define DMACDR ENDPOINT6
                                0x06
                                        // Select Endpoint 6
                                        // Select Endpoint 7
#define DMACDR ENDPOINT7
                                0 \times 0.7
#define DMACDR TR
                                0x08
                                        // DMA Direction (not used in UMP)
                                        // 0:out, 1:in
#define DMACDR XY
                                        // XY Buffer Select (valid only when CNT=0)
                                0x10
                                        // 0:X buffer 1:Y buffer
#define DMACDR CNT
                                0x20
                                        // DMA Continuous Transfer Control bit
                                        // 0:Burst Mode, 1:Continuos Mode
#define DMACDR INE
                                0x40
                                        // DMA Interrupt Enable or Disable bit.
                                        // 0:disable, 1:enable
#define DMACDR EN
                                0x80
                                        // DMA Channel Enable
                                        // 0:disable, 1:enable
                                        // Overrun Condition Bit. Set by DMA and
#define DMACSR OVRUN
                                0x01
                                        // Cleared by MCU
                                        // 0: no overrun, 1:overrun
                                        // Overrun Condition Bit. Set by DMA and
#define DMACSR PPKT
                                0x01
                                        // Cleared by MCU
                                        // 0: no overrun(no partial packet), 1:overrun
#define DMACSR TXFT
                                        // Transfer Timeout Condition. Cleared by MCU
                                0 \times 02
                                        // 0: no timeout, 1:timeout
                                        // Select Timeout Value
#define DMACSR TIMEOUT MASK
                                0x7C
#define DMACSR TIMEOUT 1MS
                                0x00
                                        // Select Timeout 1ms Value
#define DMACSR_TIMEOUT_2MS
                                0x04
                                        // Select Timeout 2ms Value
                                0x08
                                        // Select Timeout 3ms Value
#define DMACSR TIMEOUT 3MS
                                        // Select Timeout 4ms Value
#define DMACSR_TIMEOUT_4MS
                                0x0C
#define DMACSR_TIMEOUT_5MS
                                0x10
                                        // Select Timeout 5ms Value
```

```
#define DMACSR TIMEOUT 6MS
                                          // Select Timeout 6ms Value
                                  0 \times 14
#define DMACSR TIMEOUT 7MS
                                  0x18
                                         // Select Timeout 7ms Value
#define DMACSR_TIMEOUT_8MS
                                          // Select Timeout 8ms Value
                                  0x1C
#define DMACSR TIMEOUT 9MS
                                          // Select Timeout 9ms Value
                                  0x20
#define DMACSR TIMEOUT 10MS
                                  0x24
                                          // Select Timeout 10ms Value
#define DMACSR TIMEOUT 11MS
                                  0x28
                                         // Select Timeout 11ms Value
#define DMACSR TIMEOUT 12MS
                                  0x2C // Select Timeout 12ms Value
#define DMACSR TIMEOUT 13MS
                                  0x30
                                         // Select Timeout 13ms Value
#define DMACSR TIMEOUT 14MS
                                  0 \times 34
                                         // Select Timeout 14ms Value
#define DMACSR_TIMEOUT_15MS
                                  0x38 // Select Timeout 15ms Value
#define DMACSR_TIMEOUT_16MS
                                  0x3C // Select Timeout 16ms Value
#define DMACSR TIMEOUT 17MS
                                  0x40
                                          // Select Timeout 17ms Value
#define DMACSR TIMEOUT 18MS
                                          // Select Timeout 18ms Value
                                  0x44
#define DMACSR TIMEOUT 19MS
                                  0x48
                                         // Select Timeout 19ms Value
#define DMACSR TIMEOUT 20MS
                                  0x4C // Select Timeout 20ms Value
#define DMACSR TIMEOUT 21MS
                                          // Select Timeout 21ms Value
                                  0x50
#define DMACSR TIMEOUT 22MS
                                  0x54
                                         // Select Timeout 22ms Value
#define DMACSR_TIMEOUT_23MS
                                  0x58
                                         // Select Timeout 23ms Value
#define DMACSR TIMEOUT 24MS
                                  0x5C // Select Timeout 24ms Value
#define DMACSR TIMEOUT 25MS
                                          // Select Timeout 25ms Value
                                  0x60
#define DMACSR TIMEOUT 26MS
                                  0x64
                                          // Select Timeout 26ms Value
                                         // Select Timeout 27ms Value
#define DMACSR_TIMEOUT_27MS
                                  0x68
#define DMACSR TIMEOUT 28MS
                                  0x6C // Select Timeout 28ms Value
#define DMACSR_TIMEOUT_29MS
                                          // Select Timeout 29ms Value
                                  0 \times 70
#define DMACSR TIMEOUT 30MS
                                  0x74
                                         // Select Timeout 30ms Value
#define DMACSR TIMEOUT 31MS
                                  0x78
                                         // Select Timeout 31ms Value
#define DMACSR TIMEOUT 32MS
                                  0x7C
                                         // Select Timeout 32ms Value
#define DMACSR TEN
                                  0×80
                                          // Transaction Timeout Conouter Enable
                                          // or Disable Bit
                                          // 0:disable(no timeout) 1:enable
// UART
#define UART PORT 1
                                  0 \times 01
#define UART PORT 2
                                  0x02
#define TOTAL NUMBER UART PORT
                                  0x02
                                  0xFFA0 // UART base address
#define UART_BASE_ADDRESS
// Baud Rate
#define BaudRate50 DLL
                                  0x0F
#define BaudRate50 DLH
                                  0x24
#define BaudRate75_DLL
                                  0x0A
#define BaudRate75 DLH
                                  0x18
#define BaudRate110 DLL
                                  0x64
#define BaudRate110_DLH
                                  0x10
                                  0x68
#define BaudRate135 DLL
#define BaudRate135 DLH
                                  0x0D
#define BaudRate150 DLL
                                  0×05
#define BaudRate150 DLH
                                  0x0C
#define BaudRate300 DLL
                                  0 \times 02
#define BaudRate300 DLH
                                  0x06
#define BaudRate600 DLL
                                  0x01
#define BaudRate600 DLH
                                  0x03
#define BaudRate1200 DLL
                                  0x81
#define BaudRate1200 DLH
                                  0x01
#define BaudRate1800 DLL
                                  0x00
#define BaudRate1800_DLH
                                  0x01
#define BaudRate2000 DLL
                                  0xE7
```

```
#define BaudRate2000 DLH
                                     0.0 \times 0
#define BaudRate2400 DLL
                                     0xC0
#define BaudRate2400_DLH
                                     0x00
#define BaudRate3600 DLL
                                     0x80
#define BaudRate3600 DLH
                                     0.0 \times 0.0
#define BaudRate4800 DLL
                                     0x60
#define BaudRate4800 DLH
                                     0x00
#define BaudRate7200 DLL
                                     0x40
#define BaudRate7200 DLH
                                     0.0 \times 0
#define BaudRate9600_DLL
                                     0x30
#define BaudRate9600_DLH
                                     0x00
#define BaudRate19200 DLL
                                     0x18
#define BaudRate19200 DLH
                                     0x00
#define BaudRate38400 DLL
                                     0x0C
#define BaudRate38400 DLH
                                     0x00
#define BaudRate57600 DLL
                                     0x08
#define BaudRate57600 DLH
                                     0x00
#define BaudRate115200_DLL
                                     0x04
#define BaudRate115200 DLH
                                     0x00
#define BaudRate230400 DLL
                                     0x02
#define BaudRate230400 DLH
                                     0.0 \times 0
#define BaudRate460800_DLL
                                     0 \times 01
#define BaudRate460800 DLH
                                     0x00
#define LCR_WL_MASK
                                     0x03
                                             // Word Length Mask
#define LCR WL 5BIT
                                     0x00
                                             // 5bit work length
#define LCR_WL_6BIT
                                     0x01
                                            // 6bit work length
#define LCR WL 7BIT
                                     0x02
                                           // 7bit work length
#define LCR WL 8BIT
                                     0 \times 03
                                             // 8bit work length
#define LCR STP
                                     0x40
                                             // Stop Bits
                                             // 0:1 stop bit, 1:1.5 or 2 stop bits
#define LCR_PRTY
                                     0x08
                                             // Parity Bit
                                             // 0:no parity, 1:parity bit is used.
#define LCR EPRTY
                                             // Odd Even Parity Bit
                                     0x10
                                             // 0:odd, 1:even
#define LCR_FPTY
                                     0x20
                                             // Force Parity Bit Slect
                                             // 0:not forced, 1:parity bit forced
                                              // Break Controll Bit
#define LCR BRK
                                     0x40
                                              // 0:normal operation, 1:forces SOUT
                                              // into break condition(logic 0)
                                             // FIFO Enable
#define LCR FEN
                                     0x80
                                              // 0: FIFO cleared and disable, 1: enable
#define FCRL_TXOF
                                     0x01
                                             // Transmitter Xon Xoff flow control
                                             // 0:disable, 1:enable
#define FCRL TXOA
                                     0x02
                                              // Xon-on-any Xoff flow control
                                              // 0:disable, 1:enable
#define FCRL_CTS
                                     0x04
                                             // Transmitter CTS* Flow Control Enable Bit
                                             // 0:disable, 1:enable
                                             // Transmitter DSR* Flow Control Enable Bit
#define FCRL DSR
                                     0x04
                                              // 0:disable, 1:enable
#define FCRL RXOF
                                     0x10
                                             // Receiver Xon Xoff flow control
                                             // 0:disable, 1:enable
#define FCRL RTS
                                             // Receiver RTS* Flow Controller Enable Bit
                                     0x20
                                              // 0:disable, 1:enable
                                              // Receiver DTR* Flow Controller Enable Bit
#define FCRL_DTR
                                     0x40
                                              // 0:disable, 1:enable
```

```
#define FCRL 485E
                               0x80
                                       // RS485 enable bit
                                       // 0:normal, full duplex, 1:for RS485
                                       // UART Soft Reset
#define MCR URST
                               0x01
                                       // 0:Mornal operation, 1:UART Reset
#define MCR RCVE
                                       // receiver enable bit
                               0x02
                                       // 0:disable, 1:enable
                                       // Normal Loopback Mode Select
#define MCR LOOP
                               0x04
                                       // 0:normal operation 1:enable loopback mode
#define MCR_IEN
                               0x08
                                       // Global UART Interrupt Enable Bit
                                       // 0:disable, 1:enable
#define MCR DTR
                               0x10
                                       // Set DTR*
                                       // 0:set DTR* high, 1:set DTR* low
#define MCR RTS
                               0x20
                                       // Set RTS*
                                       // 0:set RTS* high, 1:set RTS* low
#define MCR LRI
                               0x40
                                       // Used in loop-back mode only.
                                       // 0: MSR[6]=0, 1:MSR[6]=1
#define MCR LCD
                               0x40
                                       // Used in loop-back mode only.
                                       // 0: MSR[7]=0, 1:MSR[7]=1
#define LSR OVR
                               0x01
                                       // Overrun Condition
                                       // 0:no overrun, 1:overrun
#define LSR PTE
                               0x02
                                       // Parity Condition
                                       // 0:no parity error, 1:parity error
#define LSR FRE
                               0 \times 0.4
                                       // Framing Condition
                                       // 0:no frame error, 1:frame error
                                       // Break Condition
#define LSR BRK
                               0x08
                                       // 0:no break condition, 1:break condition
#define LSR RXF
                                       // Receiver Data Register Condition
                               0x10
                                       // 0:no data 1:has new byte coming in
#define LSR TXE
                               0x20
                                       // Transmitter Data Register Condition
                                       // 0:not empty 1:empty
#define LSR TMT
                                       // Receiver Timeout Indication
                               0x40
                                       // 0:not timeout 1:timeout
                                       // UART Sleep-Exit Indication
#define LSR EXIT
                               0x80
                                       // 0:no sleep to normal transition occurred
                                       // 1:a transition from sleep to normal mode occurred
#define MSR dCTS
                               0 \times 01
                                       // CTS* State Changed
                                       // 0:no changed 1:changed
#define MSR dDSR
                               0x02
                                       // DSR* State Changed
                                       // 0:no changed 1:changed
#define MSR TRI
                               0x04
                                       // Trailing edge of the ring-indicator.
                                       // Indicate RI* pin changed from 0 to 1
                                       // 0:RI* is high, 1:RI* pin changed
#define MSR dCD
                               0x08
                                       // CD* State Changed. Cleared by MCU Reading MSR
                                       // 0:no changed 1:changed
#define MSR LCTS
                               0x10
                                       // During loopback mode, this reflects MCR[1]
                                       // 0:CTS* is low, 1:CTS* is high
#define MSR LDSR
                                       // During loopback mode, this reflects MCR[0]
                               0x20
                                       // 0:LDSR is high, 1:LDSR is low
                                       // During loopback mode, this reflects MCR[2]
#define MSR LRI
                               0x40
                                       // 0:RI* is high, 1:RI* is low
#define MSR LCD
                               0x80
                                       // During loopback mode, this reflects MCR[3]
                                       // 0:CD* is high, 1:CD* is low
#define MASK_MIE
                               0x01
                                       // Modem interrupt
#define MASK_SIE
                               0x02
                                       // status interrupt
```

```
#define MASK TRIE
                                          // TxRx interrupt
                                   0x04
// IEEE 1284 Registers
#define PPMCR_MODE_SLECT_MASK
                                   0x03
                                          // Mode Select Mask
#define PPMCR CENTRONICS MODE
                                   0x00
                                          // Select Centronics Mode
#define PPMCR SPP MODE
                                   0x01
                                          // Select SPP Mode
#define PPMCR ECP MODE
                                          // Select ECP Mode
                                  0x02
#define PPMCR EPP MODE
                                   0x03
                                          // Select EEP Mode
#define PPMCR TEST MODE
                                          // Select EEP Mode
                                   0x04
                                          // Port Direction
#define PPMCR_DIR
                                   0x10
                                          // 0:output, 1:input
#define PPIMSK ERXF
                                   0x01
                                          // RXF Interrupt Enable
                                          // 0:disable, 1:enable
#define PPIMSK ETXE
                                          // TXE Interrupt Enable
                                   0 \times 02
                                          // 0:disable, 1:enable
                                          // FALT Interrupt Enable
#define PPIMSK_FLINE
                                   0x08
                                          // 0:disable, 1:enable
#define PPSTA RXF
                                   0x01
                                          // Receiver FIFO Full Indication
                                           // 0:below threshold, 1:above threshold, ready
                                          // for MCU read
#define PPSTA_TXE
                                   0x02
                                          // Transmitter FIFO Empty Indication
                                          // 0:above threshold, 1:below threshold, ready
                                          // for MCU write
#define PPSTA TRC
                                          // PP termination completion indication
                                   0x04
                                          // 0:normal 1:termination occurred.
#define PPSTA FALT
                                          // Correspond to inverse of FALT* Input Signal
                                   0x08
                                          // 0:No Falut Condition, 1:Fault Condition
#define PPSTA SLCT
                                   0x10
                                          // Correspond to SCLT Input Signal
                                          // Correspond to PER Input Signal
#define PPSTA PER
                                   0x20
#define PPSTA ACK
                                   0x40
                                          // Correspond to inverse of ACK* Input Signal
#define PPSTA BUSY
                                          // Correspond to BUSY Input Signal
                                   0x80
#define PPCTL STB
                                   0x01
                                          // Set STB* Output Pin
                                          // 0: set STB* high, 1:set STB* low
#define PPCTL AFD
                                   0x02
                                          // Set AFD* Output Pin
                                          // 0: set AFD* high, 1:set AFD* low
#define PPCTL INIT
                                   0x04
                                          // Set INIT* Output Pin
                                          // 0: set INIT* high, 1:set INIT* low
#define PPCTL SLIN
                                   0x08
                                          // Set SLIN* Output Pin
                                          // 0: set SLIN* high, 1:set SLIN* low
#define IEEE1284 TIMEOUT
                                   5000
#define IEEE1284 COMPATIBILITY MODE OUTPUT 0x80
                                                   // default output value
#define IEEE1284 REQUEST EXTENSIBILITY LINK 0x80
#define IEEE1284 REQUEST EPP MODE
#define IEEE1284 REQUEST ECP MODE WITH RLE 0x30
#define IEEE1284 REQUEST ECP MODE
                                            0x10
#define IEEE1284 REQUEST DEVICE ID NIBBLE
                                           0x04
#define IEEE1284 REQUEST DEVICE ID BYTE
                                           0×05
#define IEEE1284 REQUEST DEVICE ID ECP
                                            0 \times 14
#define IEEE1284_REQUEST_DEVICE_ID_ECP_RLE 0x34
#define IEEE1284_REQUEST_BYTE_MODE
#define IEEE1284 REQUEST BYTE NIBBLE 0x00
#define IEPINT ALL ENABLE
                                0xFF
                                         // Enable All IEndpoint Interrupts
#define IEPINT ENDPOINTO ENABLE
                                  0x01
                                          // Enable IEndpoint 0 Interrupt
#define IEPINT ENDPOINT1 ENABLE
                                         // Enable IEndpoint 1 Interrupt
                                  0x02
#define IEPINT_ENDPOINT2_ENABLE
                                  0x04 // Enable IEndpoint 2 Interrupt
#define IEPINT ENDPOINT3 ENABLE
                                  0x08 // Enable IEndpoint 3 Interrupt
```

```
#define IEPINT ENDPOINT4 ENABLE
                                      0x10
                                              // Enable IEndpoint 4 Interrupt
#define IEPINT ENDPOINT5 ENABLE
                                      0x20
                                              // Enable IEndpoint 5 Interrupt
#define IEPINT ENDPOINT6 ENABLE
                                              // Enable IEndpoint 6 Interrupt
                                      0x40
#define IEPINT ENDPOINT7 ENABLE
                                      0x80
                                              // Enable IEndpoint 7 Interrupt
#define IEPINT ALL DISABLE
                                      0x00
                                              // Disable All IEndpoint Interrupts
#define IEPINT ENDPOINTO DISABLE
                                      0xFE
                                              // Disable IEndpoint 0 Interrupt
#define IEPINT ENDPOINT1 DISABLE
                                      0xFD
                                              // Disable IEndpoint 1 Interrupt
#define IEPINT ENDPOINT2 DISABLE
                                      0xFB
                                              // Disable IEndpoint 2 Interrupt
#define IEPINT_ENDPOINT3_DISABLE
                                      0xF7
                                              // Disable IEndpoint 3 Interrupt
#define IEPINT ENDPOINT4 DISABLE
                                      0xEF
                                              // Disable IEndpoint 4 Interrupt
#define IEPINT ENDPOINT5 DISABLE
                                      0xDF
                                              // Disable IEndpoint 5 Interrupt
#define IEPINT_ENDPOINT6_DISABLE
                                      0xBF
                                              // Disable IEndpoint 6 Interrupt
                                              // Disable IEndpoint 7 Interrupt
#define IEPINT ENDPOINT7 DISABLE
                                      0x7F
#define OEPINT_ALL_ENABLE
                                      0xFF
                                              // Enable All OEndpoint Interrupts
#define OEPINT ENDPOINTO ENABLE
                                      0x01
                                              // Enable OEndpoint 0 Interrupt
#define OEPINT ENDPOINT1 ENABLE
                                      0x02
                                              // Enable OEndpoint 1 Interrupt
#define OEPINT ENDPOINT2 ENABLE
                                      0x04
                                              // Enable OEndpoint 2 Interrupt
#define OEPINT_ENDPOINT3_ENABLE
                                      80x0
                                              // Enable OEndpoint 3 Interrupt
#define OEPINT_ENDPOINT4 ENABLE
                                      0x10
                                              // Enable OEndpoint 4 Interrupt
#define OEPINT_ENDPOINT5_ENABLE
                                      0x20
                                              // Enable OEndpoint 5 Interrupt
#define OEPINT ENDPOINT6 ENABLE
                                      0x40
                                              // Enable OEndpoint 6 Interrupt
#define OEPINT ENDPOINT7 ENABLE
                                      0x80
                                              // Enable OEndpoint 7 Interrupt
#define OEPINT ALL DISABLE
                                      0x00
                                              // Disable All OEndpoint Interrupts
#define OEPINT ENDPOINTO DISABLE
                                      0xFE
                                              // Disable OEndpoint O Interrupt
#define OEPINT ENDPOINT1 DISABLE
                                      0xFD
                                              // Disable OEndpoint 1 Interrupt
#define OEPINT ENDPOINT2 DISABLE
                                      0xFB
                                              // Disable OEndpoint 2 Interrupt
#define OEPINT ENDPOINT3 DISABLE
                                              // Disable OEndpoint 3 Interrupt
                                      0xF7
#define OEPINT ENDPOINT4 DISABLE
                                              // Disable OEndpoint 4 Interrupt
                                      0xEF
#define OEPINT ENDPOINT5 DISABLE
                                      0xDF
                                              // Disable OEndpoint 5 Interrupt
                                              // Disable OEndpoint 6 Interrupt
#define OEPINT ENDPOINT6 DISABLE
                                      0xBF
#define OEPINT ENDPOINT7 DISABLE
                                      0x7F
                                              // Disable OEndpoint 7 Interrupt
#define VECINT NO INTERRUPT
                                      0x00
#define VECINT OUTPUT ENDPOINT1
                                      0x12
#define VECINT OUTPUT ENDPOINT2
                                      0x14
#define VECINT OUTPUT ENDPOINT3
                                      0x16
#define VECINT_INPUT ENDPOINT1
                                      0x22
#define VECINT INPUT ENDPOINT2
                                      0x24
#define VECINT INPUT ENDPOINT3
                                      0x26
#define VECINT STPOW PACKET RECEIVED
                                              // USBSTA
                                      0x30
#define VECINT SETUP PACKET RECEIVED
                                      0x32
                                              // USBSTA
#define VECINT RESR INTERRUPT
                                      0x38
                                              // USBSTA
#define VECINT SUSR INTERRUPT
                                              // USBSTA
                                      0x3A
#define VECINT RSTR INTERRUPT
                                      0x3C
                                              // USBSTA
#define VECINT RWUP INTERRUPT
                                              // USBSTA
                                      0x3E
#define VECINT I2C RXF INTERRUPT
                                      0x40
                                              // I2CSTA
#define VECINT I2C TXE INTERRUPT
                                      0x42
                                              // I2CSTA
#define VECINT_INPUT_ENDPOINTO
                                      0x44
#define VECINT_OUTPUT_ENDPOINTO
                                      0x46
#define VECINT MODEM1 INTERRUPT
                                      0x52
#define VECINT MODEM2 INTERRUPT
                                      0x56
//I2C Registers
#define I2CSTA SWR
                                              // Stop Write Enable
                                      0x01
                                              // 0:disable, 1:enable
#define I2CSTA SRD
                                      0x02
                                              // Stop Read Enable
```

```
// 0:disable, 1:enable
#define I2CSTA TIE
                                     // I2C Transmitter Empty Interrupt Enable
                        0x04
                                     // 0:disable, 1:enable
#define I2CSTA TXE
                          0x08
                                     // I2C Transmitter Empty
                                     // 0:full, 1:empty
#define I2CSTA 400K
                                     // I2C Speed Select
                          0x10
                                     // 0:100kHz, 1:400kHz
#define I2CSTA ERR
                          0x20
                                     // Bus Error Condition
                                     // 0:no bus error, 1:bus error
#define I2CSTA RIE
                          0x40
                                     // I2C Receiver Ready Interrupt Enable
                                     // 0:disable, 1:enable
#define I2CSTA RXF
                          0x80
                                     // I2C Receiver Full
                                     // 0:empty, 1:full
#define I2CADR READ
                          0x01
                                     // Read Write Command Bit
                                     // 0:write, 1:read
// register address definition
//-----
// EndPoint Desciptor Block
// USB Data Buffer
                                                        // Output Endpoint 0
// Buffer Base-address
#define bOEP0_BUFFER_ADDRESS
                            (* (char xdata *)0xFEF0)
                                                        // Input Endpoint 0
// Buffer Base-address
#define bIEP0_BUFFER ADDRESS
                            (* (char xdata *)0xFEF8)
#define bEP0 SETUP ADDRESS
                            (* (char xdata *)0xFF00)
                                                        // setup packet
#define bOEPCNF1 (* (char xdata *)0xFF08) // Output Endpoint 1 Configuration
#define bOEPCNF2 (* (char xdata *)0xFF10) // Output Endpoint 2 Configuration
#define bOEPCNF3 (* (char xdata *)0xFF18)
                                            // Output Endpoint 3 Configuration
#define bOEPCNF4
                (* (char xdata *)0xFF20) // Output Endpoint 4 Configuration
#define bOEPCNF5 (* (char xdata *)0xFF28) // Output Endpoint 5 Configuration
#define bOEPCNF6 (* (char xdata *)0xFF30) // Output Endpoint 6 Configuration
#define bOEPCNF7 (* (char xdata *)0xFF38) // Output Endpoint 7 Configuration
#define b0EPBBAX1 (* (char xdata *)0xFF09) // Output Endpoint 1 X-Buffer Base-address
#define bOEPBBAX2 (* (char xdata *)0xFF11) // Output Endpoint 2 X-Buffer Base-address
#define bOEPBBAX3 (* (char xdata *)0xFF19) // Output Endpoint 3 X-Buffer Base-address
#define bOEPBBAX4 (* (char xdata *)0xFF21)
                                            // Output Endpoint 4 X-Buffer Base-address
#define bOEPBBAX5
                 (* (char xdata *)0xFF29) // Output Endpoint 5 X-Buffer Base-address
#define bOEPBBAX6 (* (char xdata *)0xFF31) // Output Endpoint 6 X-Buffer Base-address
#define bOEPBBAX7 (* (char xdata *)0xFF39) // Output Endpoint 7 X-Buffer Base-address
#define bOEPBCTX1 (* (char xdata *)0xFF0A) // Output Endpoint 1 X Byte Count
                                          // Output Endpoint 2 X Byte Count
#define bOEPBCTX2 (* (char xdata *)0xFF12)
#define bOEPBCTX3 (* (char xdata *)0xFF1A) // Output Endpoint 3 X Byte Count
#define bOEPBCTX4 (* (char xdata *)0xFF22) // Output Endpoint 4 X Byte Count
#define bOEPBCTX5 (* (char xdata *)0xFF2A)
                                            // Output Endpoint 5 X Byte Count
                                          // Output Endpoint 6 X Byte Count
#define bOEPBCTX6 (* (char xdata *)0xFF32)
#define bOEPBCTX7 (* (char xdata *)0xFF3A) // Output Endpoint 7 X Byte Count
#define bOEPBBAY1 (* (char xdata *)0xFF0D) // Output Endpoint 1 Y-Buffer Base-address
#define bOEPBBAY2 (* (char xdata *)0xFF15) // Output Endpoint 2 Y-Buffer Base-address
                                          // Output Endpoint 3 Y-Buffer Base-address
#define bOEPBBAY3
                 (* (char xdata *)0xFF1D)
#define bOEPBBAY4 (* (char xdata *)0xFF25) // Output Endpoint 4 Y-Buffer Base-address
#define bOEPBBAY5 (* (char xdata *)0xFF2D) // Output Endpoint 5 Y-Buffer Base-address
#define bOEPBBAY6 (* (char xdata *)0xFF35) // Output Endpoint 6 Y-Buffer Base-address
#define bOEPBBAY7 (* (char xdata *)0xFF3D) // Output Endpoint 7 Y-Buffer Base-address
#define bOEPBCTY1 (* (char xdata *)0xFF0E) // Output Endpoint 1 Y Byte Count
#define bOEPBCTY2 (* (char xdata *)0xFF16) // Output Endpoint 2 Y Byte Count
```

```
#define bOEPBCTY3
                   (* (char xdata *)0xFF1E)
                                               // Output Endpoint 3 Y Byte Count
#define bOEPBCTY4 (* (char xdata *)0xFF26)
                                               // Output Endpoint 4 Y Byte Count
#define bOEPBCTY5 (* (char xdata *)0xFF2E)
                                               // Output Endpoint 5 Y Byte Count
#define bOEPBCTY6
                   (* (char xdata *)0xFF36)
                                               // Output Endpoint 6 Y Byte Count
                                               // Output Endpoint 7 Y Byte Count
#define bOEPBCTY7
                   (* (char xdata *)0xFF3E)
#define bOEPSIZXY1 (* (char xdata *)0xFF0F)
                                               // Output Endpoint 1 XY-Buffer Size
#define bOEPSIZXY2 (* (char xdata *)0xFF17)
                                               // Output Endpoint 2 XY-Buffer Size
#define bOEPSIZXY3 (* (char xdata *)0xFF1F)
                                               // Output Endpoint 3 XY-Buffer Size
#define bOEPSIZXY4 (* (char xdata *)0xFF27)
                                               // Output Endpoint 4 XY-Buffer Size
#define bOEPSIZXY5 (* (char xdata *)0xFF2F)
                                               // Output Endpoint 5 XY-Buffer Size
#define bOEPSIZXY6
                   (* (char xdata *)0xFF37)
                                               // Output Endpoint 6 XY-Buffer Size
#define bOEPSIZXY7 (* (char xdata *)0xFF3F)
                                               // Output Endpoint 7 XY-Buffer Size
                                               // Input Endpoint 1 Configuration
#define bIEPCNF1
                   (* (char xdata *)0xFF48)
#define bIEPCNF2
                   (* (char xdata *)0xFF50)
                                               // Input Endpoint 2 Configuration
#define bIEPCNF3
                   (* (char xdata *)0xFF58)
                                               // Input Endpoint 3 Configuration
                   (* (char xdata *)0xFF60)
                                               // Input Endpoint 4 Configuration
#define bIEPCNF4
#define bIEPCNF5
                   (* (char xdata *)0xFF68)
                                               // Input Endpoint 5 Configuration
#define bIEPCNF6
                   (* (char xdata *)0xFF70)
                                               // Input Endpoint 6 Configuration
                   (* (char xdata *)0xFF78)
                                               // Input Endpoint 7 Configuration
#define bIEPCNF7
#define bIEPBBAX1
                   (* (char xdata *)0xFF49)
                                               // Input Endpoint 1 X-Buffer Base-address
                                               // Input Endpoint 2 X-Buffer Base-address
#define bIEPBBAX2
                  (* (char xdata *)0xFF51)
#define bIEPBBAX3
                   (* (char xdata *)0xFF59)
                                               // Input Endpoint 3 X-Buffer Base-address
#define bIEPBBAX4
                  (* (char xdata *)0xFF61)
                                               // Input Endpoint 4 X-Buffer Base-address
#define bIEPBBAX5
                  (* (char xdata *)0xFF69)
                                               // Input Endpoint 5 X-Buffer Base-address
#define bIEPBBAX6
                  (* (char xdata *)0xFF71)
                                               // Input Endpoint 6 X-Buffer Base-address
#define bIEPBBAX7
                   (* (char xdata *)0xFF79)
                                               // Input Endpoint 7 X-Buffer Base-address
#define bIEPDCTX1
                   (* (char xdata *)0xFF4A)
                                               // Input Endpoint 1 X Byte Count
#define bIEPDCTX2 (* (char xdata *)0xFF52)
                                               // Input Endpoint 2 X Byte Count
#define bIEPDCTX3 (* (char xdata *)0xFF5A)
                                               // Input Endpoint 3 X Byte Count
#define bIEPDCTX4
                   (* (char xdata *)0xFF62)
                                               // Input Endpoint 4 X Byte Count
#define bIEPDCTX5 (* (char xdata *)0xFF6A)
                                               // Input Endpoint 5 X Byte Count
#define bIEPDCTX6 (* (char xdata *)0xFF72)
                                               // Input Endpoint 6 X Byte Count
#define bIEPDCTX7
                   (* (char xdata *)0xFF7A)
                                               // Input Endpoint 7 X Byte Count
#define bIEPBBAY1
                   (* (char xdata *)0xFF4D)
                                               // Input Endpoint 1 Y-Buffer Base-address
#define bIEPBBAY2 (* (char xdata *)0xFF55)
                                               // Input Endpoint 2 Y-Buffer Base-address
#define bIEPBBAY3 (* (char xdata *)0xFF5D)
                                               // Input Endpoint 3 Y-Buffer Base-address
#define bIEPBBAY4
                   (* (char xdata *)0xFF65)
                                               // Input Endpoint 4 Y-Buffer Base-address
#define bIEPBBAY5 (* (char xdata *)0xFF6D)
                                               // Input Endpoint 5 Y-Buffer Base-address
#define bIEPBBAY6 (* (char xdata *)0xFF75)
                                               // Input Endpoint 6 Y-Buffer Base-address
#define bIEPBBAY7 (* (char xdata *)0xFF7D)
                                               // Input Endpoint 7 Y-Buffer Base-address
#define bIEPDCTY1
                   (* (char xdata *)0xFF4E)
                                               // Input Endpoint 1 Y Byte Count
#define bIEPDCTY2 (* (char xdata *)0xFF56)
                                               // Input Endpoint 2 Y Byte Count
#define bIEPDCTY3 (* (char xdata *)0xFF5E)
                                               // Input Endpoint 3 Y Byte Count
#define bIEPDCTY4
                  (* (char xdata *)0xFF66)
                                               // Input Endpoint 4 Y Byte Count
#define bIEPDCTY5
                   (* (char xdata *)0xFF6E)
                                               // Input Endpoint 5 Y Byte Count
#define bIEPDCTY6
                  (* (char xdata *)0xFF76)
                                               // Input Endpoint 6 Y Byte Count
#define bIEPDCTY7
                   (* (char xdata *)0xFF7E)
                                               // Input Endpoint 7 Y Byte Count
#define bIEPSIZXY1 (* (char xdata *)0xFF4F)
                                               // Input Endpoint 1 XY-Buffer Size
#define bIEPSIZXY2 (* (char xdata *)0xFF57)
                                               // Input Endpoint 2 XY-Buffer Size
#define bIEPSIZXY3 (* (char xdata *)0xFF5F)
                                               // Input Endpoint 3 XY-Buffer Size
#define bIEPSIZXY4 (* (char xdata *)0xFF67)
                                               // Input Endpoint 4 XY-Buffer Size
#define bIEPSIZXY5 (* (char xdata *)0xFF6F)
                                               // Input Endpoint 5 XY-Buffer Size
#define bIEPSIZXY6 (* (char xdata *)0xFF77)
                                               // Input Endpoint 6 XY-Buffer Size
#define bIEPSIZXY7 (* (char xdata *)0xFF7F)
                                               // Input Endpoint 7 XY-Buffer Size
```

```
// Endpoint 0 Descriptor Registers
                                               // Input Endpoint Configuration Register
#define bIEPCNFG0
                  (* (char xdata *)0xFF80)
#define bIEPBCNT0
                  (* (char xdata *)0xFF81)
                                               // Input Endpoint 0 Byte Count
#define bOEPCNFG0
                  (* (char xdata *)0xFF82)
                                               // Output Endpoint Configuration Register
                                               // Output Endpoint 0 Byte Count
#define bOEPBCNT0
                  (* (char xdata *)0xFF83)
// Miscellaneous Registers
#define bROMS
                   (* (char xdata *)0xFF90)
                                               // ROM Shadow Configuration Register
#define bGLOBCTL
                   (* (char xdata *)0xFF91)
                                               // Global Control Register
#define bVECINT
                  (* (char xdata *)0xFF92)
                                               // Vector Interrupt Register
#define bIEPINT
                   (* (char xdata *)0xFF93)
                                               // Input Endpoint Interrupt
                                               // Request Register
                                               // 0:no interrupt, 1:interrupt pending
#define bOEPINT
                   (* (char xdata *)0xFF94)
                                               // Output Endpoint Interrupt
                                               // Request Register
                                               // 0:no interrupt, 1:interrupt pending
// IEEE 1284 Registers
#define bPPTIME
                   (* (char xdata *)0xFF99)
                                               // P-Port Timing Definition Register
#define bPPMCR
                   (* (char xdata *)0xFF9A)
                                               // P-Port Mode Control Register
#define bPPIMSK
                   (* (char xdata *)0xFF9B)
                                               // P-Port Interrupt Mask Register
#define bPPSTA
                  (* (char xdata *)0xFF9C)
                                              // P-Port Status Register
#define bPPCTL
                  (* (char xdata *)0xFF9D)
                                              // P-Port Control Register
                   (* (char xdata *)0xFF9E)
#define bPPDAT
                                               // P-Port Data Register
#define bPPADR
                   (* (char xdata *)0xFF9F)
                                               // P-Port EPP ECP Address Register
// UART Registers
#define bRDR1
                   (* (char xdata *)0xFFA0)
                                               // UART1 Receiver Data Register
                   (* (char xdata *)0xFFA1)
#define bTDR1
                                               // UART1 Transmitter Data Register
                                              // UART1 Line Control Register
#define bLCR1
                   (* (char xdata *)0xFFA2)
#define bFCRL1
                  (* (char xdata *)0xFFA3) // UART1 Flow Control Register
#define bMCR1
                  (* (char xdata *)0xFFA4) // UART1 Modem Control Register
#define bLSR1
                   (* (char xdata *)0xFFA5)
                                              // UART1 Line Status Register
#define bMSR1
                   (* (char xdata *)0xFFA6)
                                            // UART1 Modem Status Register
#define bDLL1
                  (* (char xdata *)0xFFA7)
                                            // UART1 Divisor Register Low-byte
#define bDLH1
                   (* (char xdata *)0xFFA8)
                                              // UART1 Divisor Register High-byte
#define bXON1
                   (* (char xdata *)0xFFA9)
                                              // UART1 Xon Register
                  (* (char xdata *)0xFFAA) // UART1 Xoff Register
#define bXOFF1
#define bMASK1
                  (* (char xdata *)0xFFAB) // UART1 Interrupt Mask Register
#define bRDR2
                  (* (char xdata *)0xFFB0)
                                              // UART2 Receiver Data Register
                                             // UART2 Transmitter Data Register
#define bTDR2
                   (* (char xdata *)0xFFB1)
#define bLCR2
                  (* (char xdata *)0xFFB2) // UART2 Line Control Register
#define bFCRL2
                  (* (char xdata *)0xFFB3)
                                              // UART2 Flow Control Register
#define bMCR2
                   (* (char xdata *)0xFFB4)
                                              // UART2 Modem Control Register
#define bLSR2
                   (* (char xdata *)0xFFB5)
                                              // UART2 Line Status Register
#define bMSR2
                  (* (char xdata *)0xFFB6) // UART2 Modem Status Register
#define bDLL2
                  (* (char xdata *)0xFFB7)
                                               // UART2 Divisor Register Low-byte
#define bDLH2
                   (* (char xdata *)0xFFB8)
                                              // UART2 Divisor Register High-byte
#define bXON2
                   (* (char xdata *)0xFFB9)
                                               // UART2 Xon Register
#define bXOFF2
                   (* (char xdata *)0xFFBA)
                                              // UART2 Xoff Register
                   (* (char xdata *)0xFFBB)
#define bMASK2
                                               // UART2 Interrupt Mask Register
// DMA registers
#define bDMACDR1
                                               // DMA Channel 1 Definition Register
                   (* (char xdata *)0xFFE0)
                                               // for UART 1 Transmitter
                    (* (char xdata *)0xFFE1)
#define bDMACSR1
                                               // DMA Channel 1 Control & Status Register
#define bDMACDR2
                   (* (char xdata *)0xFFE2)
                                               // DMA Channel 2 Definition Register
                                               // for UART 2 Transmitter
#define bDMACSR2
                   (* (char xdata *)0xFFE3)
                                               // DMA Channel 2 Control & Status Register
```

```
// DMA Channel 3 Definition Register
#define bDMACDR3
                  (* (char xdata *)0xFFE4)
                                            // for UART 1 Receiver
#define bDMACSR3 (* (char xdata *)0xFFE5)
                                           // DMA Channel 3 Control & Status Register
#define bDMACDR4 (* (char xdata *)0xFFE6)
                                            // DMA Channel 4 Definition Register
                                            // for UART 2 Receiver
#define bDMACSR4
                (* (char xdata *)0xFFE7)
                                           // DMA Channel 4 Control & Status Register
#define bDMACDR5
                (* (char xdata *)0xFFE8)
                                            // DMA Channel 5 Definition
#define bDMACSR5
                  (* (char xdata *)0xFFE9)
                                            // DMA Channel 5 Control & Status Register
//I2C Registers
#define bI2CSTA
                  (* (char xdata *)0xFFF0)
                                           // I2C Status and Control Register
#define bI2CDAO
                  (* (char xdata *)0xFFF1)
                                            // I2C Data Out Register
#define bI2CDAI
                  (* (char xdata *)0xFFF2)
                                           // I2C Data In Register
#define bI2CADR
                 (* (char xdata *)0xFFF3)
                                           // I2C Address Register
// USB Registers
#define bHUBCURT (* (char xdata *)0xFFF4)
                                            // HUB Current Descriptor Register
                                            // HUB Power-on to Power-Good
#define bHUBPOTG
                 (* (char xdata *)0xFFF5)
                                               Descriptor Register
#define bHUBCNF2
                (* (char xdata *)0xFFF6)
                                            // HUB Configuration-2 Register
#define bHUBCNF1 (* (char xdata *)0xFFF7)
                                           // HUB Configuration-1 Register
                                           // HUB PID Low-byte Register
#define bHUBPIDL (* (char xdata *)0xFFF8)
#define bHUBPIDH (* (char xdata *)0xFFF9)
                                           // HUB PID High-byte Register
#define bHUBVIDL (* (char xdata *)0xFFFA) // HUB VID Low-byte Register
#define bHUBVIDH (* (char xdata *)0xFFFB) // HUB VID High-byte Register
                 (* (char xdata *)0xFFFC) // USB Control Register
#define bUSBCTL
#define bUSBMSK
                  (* (char xdata *)0xFFFD)
                                           // USB Interrupt Mask Register
#define bUSBSTA
               (* (char xdata *)0xFFFE)
                                           // USB Status Register
#define bFUNADR
                 (* (char xdata *)0xFFFF)
                                           // This register contains the
                                            // device function address.
#ifdef cplusplus
}
#endif
#endif /* _TUSB5052_H_ */
//----- Cut along the line -----
```

# 6.5 usb.h USB-Related Header File

```
Texas Instruments
                         USB Header File
+-----
| Source: usb.h, v 1.0 99/02/01 10:05:58
Author: Horng-Ming Lobo Tai lobotai@ti.com
| Header: (none)
| For more information, contact
Lobo Tai
 Texas Instruments
| 8505 Forest Lane, MS 8761
Dallas, TX 75243
I IISA
Tel 972-480-3145
Fax 972-480-3443
             Notes:
             1. 990202 born
             2. 990422 add device status definition
#ifndef USB H
#define USB H
#define USB SPEC REV BCD 0x0101 /*BCD coded rev level of USB spec*/
// DEVICE REQUEST Structure
#define SIZEOF_DEVICE_REQUEST 0x08
typedef struct _tDEVICE_REQUEST
                              // See bit definitions below
   BYTE bmRequestType;
  BYTE bRequest;
                                 // See value definitions below
                                // Meaning varies with request type
   BYTE
         bValueL;
  BYTE bValueH;
                                // Meaning varies with request type
                                // Meaning varies with request type
  BYTE bIndexL;
   BYTE bIndexH;
                                 // Meaning varies with request type
   BYTE
        bLengthL;
                                  // Number of bytes of data to transfer (LSByte)
   BYTE bLengthH;
                                  // Number of bytes of data to transfer (MSByte)
} tDEVICE REQUEST, *ptDEVICE REQUEST;
// Bit definitions for DEVICE_REQUEST.bmRequestType
// Bit 7: Data direction
#define USB_REQ_TYPE_OUTPUT 0x00 // 0 = Host sends data to device
#define USB REQ TYPE INPUT
                          0x80 // 1 = Device sending data to the host
// Bit 6-5: Type
#define USB REQ TYPE MASK
                          0x60 // Mask value for bits 6-5
#define USB REQ TYPE STANDARD 0x00 // 00 = Standard USB request
#define USB_REQ_TYPE_VENDOR 0x40 // 10 = Vendor specific
// Bit 4-0: Recipient
#define USB REQ TYPE RECIP MASK 0x1F // Mask value for bits 4-0
#define USB REQ TYPE DEVICE 0x00 // 00000 = Device
#define USB_REQ_TYPE_INTERFACE 0x01 // 00001 = Interface
#define USB_REQ_TYPE_ENDPOINT 0x02 // 00010 = Endpoint
#define USB_REQ_TYPE_OTHER 0x03 // 00011 = Other
// Values for DEVICE REQUEST.bRequest
```

```
// Standard Device Requests
#define USB REQ GET STATUS
#define USB REQ CLEAR FEATURE
                                       1
#define USB REQ SET FEATURE
                                       3
#define USB REQ SET ADDRESS
#define USB REQ GET DESCRIPTOR
                                       6
#define USB REQ SET DESCRIPTOR
#define USB REQ GET CONFIGURATION
                                       8
#define USB_REQ_SET_CONFIGURATION
#define USB REQ GET INTERFACE
                                       10
#define USB REQ SET INTERFACE
                                       11
#define USB_REQ_SYNCH_FRAME
                                       12
// Descriptor Type Values
#define DESC_TYPE_DEVICE
                                      1
                                             // Device Descriptor (Type 1)
#define DESC TYPE CONFIG
                                       2
                                             // Configuration Descriptor (Type 2)
#define DESC TYPE STRING
                                      3
                                            // String Descriptor (Type 3)
#define DESC TYPE INTERFACE
                                      4
                                            // Interface Descriptor (Type 4)
                                      5
#define DESC TYPE ENDPOINT
                                             // Endpoint Descriptor (Type 5)
#define DESC TYPE HUB
                                      0x29 // Hub Descriptor (Type 6)
// Feature Selector Values
#define FEATURE REMOTE WAKEUP
                                      1
                                             // Remote wakeup (Type 1)
#define FEATURE ENDPOINT STALL
                                             // Endpoint stall (Type 0)
// Device Status Values
#define DEVICE STATUS REMOTE WAKEUP
                                      0x02
#define DEVICE STATUS SELF POWER
                                       0x01
// DEVICE DESCRIPTOR structure
#define SIZEOF DEVICE DESCRIPTOR
                                       0x12
#define OFFSET DEVICE DESCRIPTOR VID L 0x08
#define OFFSET DEVICE DESCRIPTOR VID H 0x09
#define OFFSET DEVICE DESCRIPTOR PID L
#define OFFSET DEVICE DESCRIPTOR PID H 0x0B
#define OFFSET CONFIG DESCRIPTOR POWER
                                       0x07
#define OFFSET CONFIG DESCRIPTOR CURT
                                        0x08
typedef struct _tDEVICE_DESCRIPTOR
   BYTE
         bLength;
                                  // Length of this descriptor (12h bytes)
          bDescriptorType;
   BYTE
                                  // Type code of this descriptor (01h)
   WORD bcdUsb;
                                  // Release of USB spec (0210h = rev 2.10)
   BYTE bDeviceClass;
                                 // Device's base class code
   BYTE bDeviceClass;

BYTE bDeviceSubClass;

BYTE bDeviceProtocol;

BYTE bMaxPacketSize0;
                                 // Device's sub class code
                                  // Device's protocol type code
                                  // End point 0's max packet size (8/16/32/64)
   WORD wIdVendor;
                                  // Vendor ID for device
   WORD
                                  // Product ID for device
          wIdProduct;
                             // Revision level of device
// Index of manufacturer name string desc
          wBcdDevice;
   WORD
   BYTE wManufacturer;
   BYTE
          wProduct;
                                  // Index of product name string desc
           wSerialNumber;
                                  // Index of serial number string desc
   BYTE
                                  // Number of configurations supported
           bNumConfigurations;
} tDEVICE DESCRIPTOR, *ptDEVICE DESCRIPTOR;
// CONFIG_DESCRIPTOR structure
#define SIZEOF CONFIG DESCRIPTOR 0x09
typedef struct _tCONFIG_DESCRIPTOR
```

```
BYTE
                                 // Length of this descriptor (9h bytes)
           bLength;
   BYTE
           bDescriptorType;
                                // Type code of this descriptor (02h)
                                // Size of this config desc plus all interface,
   WORD
           wTotalLength;
                                // endpoint, class, and vendor descriptors
          bNumInterfaces;
                              // Number of interfaces in this config
   BYTE
          bConfigurationValue; // Value to use in SetConfiguration command
   BYTE
                                // Index of string desc describing this config
   BYTE
          bConfiguration;
   BYTE
          bAttributes;
                                // See CFG_DESC_ATTR_xxx values below
   BYTE
          bMaxPower;
                                // Power used by this config in 2mA units
} tCONFIG DESCRIPTOR, *ptCONFIG DESCRIPTOR;
// Bit definitions for CONFIG DESCRIPTOR.bmAttributes
#define CFG_DESC_ATTR_SELF_POWERED 0x40 // Bit 6: If set, device is self powered
#define CFG DESC ATTR BUS POWERED 0x80 // Bit 7: If set, device is bus powered
                                0x20 // Bit 5: If set, device supports remote wakeup
#define CFG DESC ATTR REMOTE WAKE
// INTERFACE DESCRIPTOR structure
#define SIZEOF INTERFACE DESCRIPTOR 0x09
typedef struct tINTERFACE DESCRIPTOR
{
                                // Length of this descriptor (9h bytes)
   BYTE
           bLength;
   BYTE bDescriptorType;
                              // Type code of this descriptor (04h)
   BYTE bInterfaceNumber;
                                // Zero based index of interface in the configuration
   BYTE bAlternateSetting;
                                // Alternate setting number of this interface
   BYTE bNumEndpoints;
                              // Number of endpoints in this interface
   BYTE bInterfaceClass;
                             // Interface's base class code
   BYTE bInterfaceSubClass; // Interface's sub class code
          bInterfaceProtocol;
   BYTE
                                // Interface's protocol type code
   BYTE bInterface;
                                // Index of string desc describing this interface
} tinterface descriptor, *ptinterface descriptor;
// ENDPOINT DESCRIPTOR structure
#define SIZEOF ENDPOINT DESCRIPTOR 0x07
typedef struct _tENDPOINT_DESCRIPTOR
{
                                // Length of this descriptor (7h bytes)
   BYTE
           bLength;
                                // Type code of this descriptor (05h)
   BYTE
          bDescriptorType;
                              // See EP DESC ADDR xxx values below
   BYTE bEndpointAddress;
   BYTE bAttributes;
                               // See EP DESC ATTR xxx value below
         wMaxPacketSize;
                                // Max packet size of endpoint
   WORD
                                // Polling interval of endpoint in milliseconds
   BYTE
          bInterval;
} tENDPOINT DESCRIPTOR, *tpENDPOINT DESCRIPTOR;
// Bit definitions for EndpointDescriptor.EndpointAddr
#define EP DESC ADDR EP NUM 0x0F // Bit 3-0: Endpoint number
#define EP DESC ADDR DIR IN
                             0x80 // Bit 7: Direction of endpoint, 1/0 = In/Out
// Bit definitions for EndpointDescriptor.EndpointFlags
#define EP_DESC_ATTR_TYPE_MASK 0x03 // Mask value for bits 1-0
#define EP DESC ATTR TYPE CONT
                             0x00 // Bit 1-0: 00 = Endpoint does control transfers
#define EP_DESC_ATTR_TYPE_ISOC 0x01 // Bit 1-0: 01 = Endpoint does isochronous transfers
#define EP DESC ATTR TYPE BULK 0x02 // Bit 1-0: 10 = Endpoint does bulk transfers
#define EP_DESC_ATTR_TYPE_INT 0x03 // Bit 1-0: 11 = Endpoint does interrupt transfers
#endif /* _USB_H */
//----- Cut along the line -----
```

# 6.6 types.h Type Definition Header File

```
Texas Instruments
                    USB to Multiport Controller
                         Type definition
Source: types.h, v 1.0 99/01/26 14:34:34
 Author: Horng-Ming Lobo Tai lobotai@ti.com
| Header: (none)
For more information, contact
| Lobo Tai
Texas Instruments
 8505 Forest Lane, MS 8761
Dallas, TX 75243
USA
Tel 972-480-3145
Fax 972-480-3443
   Note:
                  1. 990126 born
#ifndef TYPES_H
#define TYPES H
typedef bit
                  BIT;
typedef char
                   CHAR;
typedef unsigned char UCHAR;
typedef int
                  INT;
typedef unsigned int UINT;
typedef short SHORT;
typedef unsigned short USHORT;
typedef long
                  LONG;
typedef unsigned long ULONG;
                   VOID;
typedef void
typedef unsigned long HANDLE;
typedef char * PSTR;
typedef int
                   BOOL;
typedef double DOUBLE;
typedef unsigned char BYTE;
typedef unsigned char * PBYTE;
typedef unsigned int WORD;
typedef unsigned long DWORD;
#define YES 1
#define NO 0
#define TRUE 1
#define FALSE 0
#define NOERR 0
#define ERR 1
#define NO_ERROR 0
              1
#define ERROR
#define DISABLE
#define ENABLE
#endif
//----- Cut along the line ------
```

# 6.7 i2c.h I<sup>2</sup>C-Related Header File

```
Texas Instruments
                      I2C Header File
Source: i2c.h, v 1.0 1999/11/24 16:01:49
Author: Horng-Ming Lobo Tai lobotai@ti.com
| Header: (none)
For more information, contact
Lobo Tai
Texas Instruments
| 12500 TI Blvd, MS 8761
Dallas, TX 75243
Tel 214-480-3145
Fax 214-480-3443
Logs:
<u>WHO</u> <u>WHEN</u> <u>WHAT</u>
| HMT 19991124 born
HMT
      20000614 revised function calls and cat i, ii and iii.
#ifndef _I2C_H_
#define _I2C_H_
#ifdef __cplusplus
extern "C"
#endif
Release Notes:
| If no error occurs, return NO_ERROR(=0).
+----*/
Include files
+----*/
// If no error occurs, return NO_ERROR(=0).
| Function Prototype
VOID i2cSetBusSpeed(BYTE bBusSpeed);
VOID i2cSetMemoryType(BYTE bType);
BYTE i2cRead(BYTE bDeviceAddress, WORD wAddress, WORD wNumber, PBYTE pbDataArray);
BYTE i2cWrite(BYTE bDeviceAddress, WORD wAddress, WORD wNumber, PBYTE pbDataArray);
/*_____
    _____*/
| Constant Definition
+----*/
#define I2C DEVICE ADDRESS DEFAULT 0
#define I2C_100KHZ
#define I2C 400KHZ
#define I2C_CATEGORY_1
#define I2C_CATEGORY_2
```

# 6.8 header.h I<sup>2</sup>C Header-Process-Related Header File

```
Keyboard Hub Micro-Controller
                            Header
Source: header.h, v 1.0 2000/05/28 12:59:29
Author: Horng-Ming Lobo Tai lobotai@ti.com
Header: (none)
For more information, contact
Lobo Tai
Texas Instruments
| 12500 TI BLVD, MS8761
Dallas, TX 75243
USA
Tel 214-480-3145
Fax 214-480-3443
Logs:
WHO
       WHEN
                    WHAT
| HMT 20000528 born
#ifndef _HEADER_H_
#define HEADER H
#ifdef __cplusplus
extern "C"
#endif
| Include files
| Function Prototype
BYTE headerSearchForValidHeader(VOID);
BYTE headerGetDataType(WORD wNumber);
BYTE headerProcessCurrentDataType(VOID);
WORD headerReturnFirmwareRevision(VOID);
BOOL UpdateHeader(WORD wHeaderSize, BYTE bBlockSize, BYTE bWaitTime);
Type Definition & Macro
typedef struct _tHeaderPrefix
  BYTE bDataType;
  BYTE bDataSize_L;
   BYTE
         bDataSize H;
   BYTE bDataChecksum;
} tHeaderPrefix, *ptHeaderPrefix;
typedef struct _tFirmwareRevision
   BYTE bMinor;
   BYTE bMajor;
```

```
} tFirmwareRevision, *ptFirmwareRevision;
typedef struct tHeaderUsbInfoBasic
        bBitSetting;
   BYTE
                             // Bit 0: Bus/self power in bUSBCRL
                              // Bit 6: Individual/Gang Power Control
                              // Bit 7: PWRSW
   BYTE bVID L;
                              // Vendor ID
   BYTE bVID_H;
   BYTE bPID_HUB_L;
                            // Hub Product ID
   BYTE bPID HUB H;
   BYTE
         bPID FUNC L;
                             // Function Product ID
   BYTE bPID_FUNC_H;
   BYTE bHubPotg;
                             // Time from power-on to power-good
   BYTE bHubCurt;
                             // HUB Current descriptor register
} tHeaderUsbInfoBasic, *ptHeaderUsbInfoBasic;
typedef struct tHeaderFirmwareBasic
   BYTE bFirmwareRev L;
                          // Application Revision
   BYTE bFirmwareRev H;
   PBYTE pbFirmwareCode;
} tHeaderFirmwareBasic, *ptHeaderFirmwareBasic;
/*-----
| Constant Definition
+-----*
#define OFFSET HEADER SIGNATUREO
                                   0x01
#define OFFSET HEADER SIGNATURE1
#define OFFSET HEADER FIRST DATA SECTION 0x02
#define DATA TYPE HEADER END
                                   0x00
#define DATA TYPE HEADER HUB INFO BASIC 0x01
#define DATA_TYPE_HEADER_FIRMWARE_BASIC 0x02
                                  0xFF
#define DATA_TYPE_HEADER_RESERVED
#define BIT HEADER PWRSW
                                    0x80
                                              // Hub Power Switching
                                              // Hub Power Ind or Group
#define BIT HEADER IG
                                   0x40
#define BIT HEADER BSPWR
                                              // Bus or Self Powered
                                   0x01
#define DATA MEDIUM HEADER NO
                                   0x00
#define DATA_MEDIUM_HEADER_I2C
                                   0 \times 0.1
                                   0x02
#define DATA_MEDIUM_HEADER_FLASH
#define DATA_MEDIUM_HEADER_ROM
                                    0x03
#define DATA MEDIUM HEADER RAM
                                   0x04
#define MSG HEADER NO ERROR
                                    0x00
#define MSG HEADER CHECKSUM ERROR
                                   0x01
#define MSG HEADER DATA TYPE ERROR
                                   0x02
#define MSG_HEADER_DATA_MEDIUM_ERROR
                                   0x03
#ifdef __cplusplus
#endif
#endif /* _HEADER_H_ */
//----- Cut along the line -----
```