
swissbit®

Product Data Sheet

Industrial M.2 SATA SSD

X-60m2 Series
SATA III - 6.0 Gbit/s

Standard and Industrial Temperature Grade





Contents

1.	PRODUCT SUMMARY	. 3
2.	PRODUCT FEATURES	. 4
3.	ORDERING INFORMATION	٠5
4.	PRODUCT DESCRIPTION	. 6
	4.1 PERFORMANCE SPECIFICATIONS 4.2 CURRENT CONSUMPTION 4.3 ENVIRONMENTAL SPECIFICATIONS 4.4 MECHANICAL SPECIFICATIONS 4.5 RELIABILITY AND ENDURANCE 4.6 DRIVE GEOMETRY SPECIFICATION	7 . 8 . 8
5.	ELECTRICAL INTERFACE	10
6.	PACKAGE MECHANICAL	. 11
7.	ATA COMMANDS	12
8.	IDENTIFY DEVICE INFORMATION	14
9.	S.M.A.R.T. FUNCTIONALITY	15
	9.1 S.M.A.R.T. SUBCOMMANDS	.16 .16
10.	ROHS, ACPEIP AND WEEE UPDATE FROM SWISSBIT	18
10. 11.	PART NUMBER DECODER	19
		.19 .19 .19 .19 .19 .19 .19 .19 .19 .20 20 20
	PART NUMBER DECODER 11.1 MANUFACTURER 11.2 MEMORY TYPE 11.3 PRODUCT TYPE 11.4 DENSITY 11.5 PLATFORM 11.6 PRODUCT GENERATION 11.7 MEMORY ORGANIZATION 11.8 TECHNOLOGY 11.9 NUMBER OF FLASH CHIPS 11.10 FLASH CODE 11.11 TEMPERATURE OPTION 11.12 DIE CLASSIFICATION 11.13 PIN MODE 11.14 DRIVE CONFIGURATION XYZ 11.15 OPTION	.19 .19 .19 .19 .19 .19 .19 .19 .20 20 20
11.	PART NUMBER DECODER 11.1 MANUFACTURER 11.2 MEMORY TYPE 11.3 PRODUCT TYPE 11.4 DENSITY 11.5 PLATFORM 11.6 PRODUCT GENERATION 11.7 MEMORY ORGANIZATION 11.8 TECHNOLOGY 11.9 NUMBER OF FLASH CHIPS 11.10 FLASH CODE 11.11 TEMPERATURE OPTION 11.12 DIE CLASSIFICATION 11.13 PIN MODE 11.14 DRIVE CONFIGURATION XYZ 11.15 OPTION	.19 .19 .19 .19 .19 .19 .19 .19 .20 20 20 20 20 .21 .21



X-60m2 Series - Industrial M.2 Solid State Drive 30 GBytes up to 480 GBytes (PCI Express™ M.2)

1. Product Summary

- Capacities:
 - o 2280: 30 GBytes, 60 GBytes, 120 GBytes, 240 GBytes, 480 GBytes
 - o 2260: 30 GBytes, 60 GBytes, 120 GBytes, 240 GBytes, 480 GBytes
 - o 2242: 30 GBytes, 60 GBytes, 120 GBytes, 240 GBytes
- Form Factors:
 - 2280: PCI Express M.2 (2280) (80 mm x 22 mm x 3.6 mm)
 - o 2260: PCI Express M.2 (2260) (60 mm x 22 mm x 3.6 mm)
 - 2242: PCI Express M.2 (2242) (42 mm x 22 mm x 3.6 mm)
- Compliance: SATA Rev 3.1 6 Gbit/s (3 Gbit/s and 1.5 Gbit/s backward compatible)
- Command Sets: Supports ATA/ATAPI-8 and ACS-2 (2011/06/22)
- Performance:
 - o Burst Transfer Rate: Up to 600 MBytes/s in SATA III 6.0 Gbit/s
 - o Read Performance: Sequential Read up to 520 MBytes/s, Random Read IOPs up to 75,000
 - Write Performance: Sequential Write up to 450 MB/s, Random Write IOPs up to 75,000
- Operating Temperature Range1:
 - o Commercial: o °C to 70 °C
 - o Industrial: -40 °C to 85 °C
- Storage Temperature Range: -40 °C to 85 °C
- Operating Voltage: 3.3 V ± 5%
- Power (Max Capacity):
 - o Read (Active): 1.5 W
 - Write (Active): 3.2 W
 - Idle: 380 mWSlumber: 115 mW
- Data Retention: 10 Years @ Life Begin; 1 Year @ Life End
- Endurance: TeraBytes Written (TBW) @ Max Capacity
 - o Client > 910
 - o Embedded > 280
 - Enterprise > 140
- Shock/Vibration: 2,000 g /20 g (MIL-STD810)
- High-Performance 32-Bit Processor with Integrated, Parallel Flash Interface Engines:
 - Multi-Level (MLC) NAND Flash
 - o Hardware BCH Code ECC (up to 66 bit correction per 1 KByte page)
- High Reliability:
 - Mean Time Between Failure (MTBF): > 2,000,000 hours
 - o Data Reliability: < 1 non-recoverable error per 10¹⁶ bits read

¹ Adequate airflow is required to ensure the drive temperature, as reported in the S.M.A.R.T. data, does not exceed the specified maximum operating temperature.



2. Product Features

- Dynamic and Static Wear Leveling
- Page Mode Flash Translation Layer (FTL)
- Data Care Management
 - Active: Adaptive Read Refresh
 - Passive: Background Media Scan
- Lifetime Enhancements
 - Dynamic Bad Block Remapping
 - Write Amplification Reduction
- On-Board Power Fail Protection
- AHCI, TRIM, and NCQ Support
- ATA Security Feature Set Support
- **DEVSLP** Compatible
- In-Field Firmware Update
- Enterprise-Grade Self-Monitoring, Analysis, and Reporting Technology (S.M.A.R.T.)
- Life Cycle Management
- Controlled "Locked" BOM
- RoHS-6 Compliant
- AES256 Encryption (on request)
- Swissbit Life Time Monitoring (SBLTM) Tool and SDK for SBLTM (on request)

























3. Ordering Information

Table 1: Standard Product List

Commercial Temperature							
Capacity	2280 – Part Numbers	2260 – Part Numbers	2242 – Part Numbers				
30 GBytes SFSA030GMxAA1TO-C-LB-5y6-STD SFSA030GMxAA1TO-C-LB-4y6-STD SFSA030GMxAA1TO-C-LB-2y6-STD							
60 GBytes SFSA060GMxAA2TO-C-LB-5y6-STD SFSA060GMxAA2TO-C-LB-4y6-STD SFSA060GMxAA2TO-C-LB-2y6-							
120 GBytes	SFSA120GMxAA4T0-C-LB-6y6-STD	SFSA120GMxAA4TO-C-LB-4y6-STD	SFSA120GMxAA2T0-C-HC-2y6-STD				
240 GBytes	SFSA240GMxAA4T0-C-HC-6y6-STD	SFSA240GMxAA4TO-C-HC-4y6-STD	SFSA240GMxAA2TO-C-0C-2y6-STD				
480 GBytes	SFSA480GMxAA4TO-C-OC-6y6-STD	SFSA480GMxAA4T0-C-0C-4y6-STD	Not Available				
	I	ndustrial Temperature					
Capacity	2280 – Part Numbers	2260 – Part Numbers	2242 – Part Numbers				
30 GBytes	SFSA030GMxAA1T0-I-LB-5y6-STD	SFSA030GMxAA1T0-I-LB-4y6-STD	SFSAo3oGMxAA1TO-I-LB-2y6-STD				
60 GBytes	SFSAo6oGMxAA2TO-I-LB-5y6-STD	SFSAo6oGMxAA2TO-I-LB-4y6-STD	SFSAo6oGMxAA2TO-I-LB-2y6-STD				
120 GBytes	SFSA120GMxAA4T0-I-LB-6y6-STD	SFSA120GMxAA4T0-I-LB-4y6-STD	SFSA120GMxAA2T0-I-HC-2y6-STD				
240 GBytes	SFSA240GMxAA4T0-I-HC-6y6-STD	SFSA240GMxAA4TO-I-HC-4y6-STD	SFSA240GMxAA2TO-I-0C-2y6-STD				
480 GBytes SFSA480GMxAA4T0-I-0C-6y6-STD SFSA480GMxAA4T0-I-0C-4y6-STD Not Available							

x = product generation and y = firmware revision



4. Product Description

The Swissbit® X-6om2 Solid State Drive (SSD) leverages the M.2 standard (formerly known as NGFF), which defines a variety of optional board sizes, and the connector supports both SATA and PCIe electrical interfaces. The SATA Gen III controller and Multi-Level Cell (MLC) NAND flash technology provides a robust, non-volatile storage solution for today's embedded computing applications. A functional block diagram of the X-6om2 SSD is provided below in Figure 1.




Figure 1: X-60m2 Functional Block Diagram

The X-60m2 SSD incorporates a 75-position edge connector with B and M keys to support host read/write, control, and power activity per the applicable JEDEC and SATA 10 specifications².

The on-board SATA III controller manages the interface between the host and the non-volatile NAND flash memory array. The controller is designed to support SATA Gen III (6 Gbit/s) interface speeds and is fully backward compatible with SATA Gen II (3 Gbit/s) and SATA Gen I (1.5 Gbit/s) to enable the broadest possible range of platform compatibility. The controller utilizes an ARC 700 processing core, providing an optimum balance between read/write performance, Data Care Management, and power fail protection.

The X-6om2 SSD provides sequential read/write performance of up to 520/450 MBytes/s (MBPS) and random read/write input/output operations (IOPs) of up to 75K/75K, respectively. This is achieved through an onboard DRAM cache and the controller 4-channel NAND flash interface that supports ONFI and Toggle 2 (400 MT/s) interface speeds.

An on-controller BCH Error Correction Code (ECC) engine provides the X-60m2 hardware ECC, which is capable of correcting up to 66 bits per 1 KByte page. This engine, combined with Swissbit's Data Care Management firmware, provides both passive and active data management strategies to insure data integrity and extract the maximum possible endurance and reliability from the NAND flash array. These strategies include, but are not limited to, Global Wear Leveling, Adaptive Read Refresh, Background Media Scan, and Dynamic Block Remapping.

The risk of data loss as a result of an unexpected power fail event is mitigated using a robust sequence of voltage regulators and detectors designed to insure a graceful shutdown of the controller and NAND flash array. A combination of both hardware and firmware power fail features prevent the possibility of resident data being corrupted during an unexpected power failure.

² SerialATA 10 rev 3.2 Section 6.6, Aug 7, 2013 http://www.jedec.org/standards-documents/docs/jesd218/, Feb 2011 https://www.sata-io.org/sata-m2-card http://pcisig.com/specifications Nov 2013



Related Documentation

- Serial Transport Protocols and Physical Interconnect (ATA/ATAPI-8)
- AT Attachment Interface Document, American National Standards Institute, X3.298-1997
- PCI Express M.2 standard PCI Express M.2 Specification, Revision 0.9, June 18, 2013

4.1 Performance Specifications

The X-60m2 read/write sequential and random I/O performance benchmarks are detailed below in Table 2.

Table 2: Read/Write Performance3

Drive Canacity	Sequential Read (MBPS)		Sequential Write (MBPS)		Random Read (IOPs)		Random Write (IOPs)	
Drive Capacity	2242	2260 <i>l</i> 2280	2242	2260 <i>l</i> 2280	2242	2260 <i>l</i> 2280	2242	2260 <i>l</i> 2280
30 GBytes	280	280	50	50	26,500	26,500	11,500	11,500
60 GBytes	520	520	90	90	51,000	51,000	23,000	23,000
120 GBytes	520	520	180	185	71,000	73,500	43,000	45,500
240 GBytes	520	520	340	355	72,000	75,000	78,000	75,000
480 GBytes	NA	520	NA	450	NA	75,000	NA	75,000

4.2 Current Consumption

The drive-level current consumption as a function of operating mode is shown below in Table 3.

Table 3: Current Consumption⁴

			2	2260 and 2280					
Drive Capacity	Sequential Read	Sequential Write	Random Read	Random Write	Idle	Slumber	Unit		
30 GBytes	265	265	255	265	105	35			
60 GBytes	365	370	330	365	110	35			
120 GBytes	405	500	375	500	110	35	mA		
240 GBytes	440	805	415	800	110	35			
480 GBytes	440	960	420	950	115	35			
		2242							
Drive Capacity	Sequential Read	Sequential Write	Random Read	Random Write	Idle	Slumber	Unit		
30 GBytes	265	265	255	265	105	35			
60 GBytes	365	370	330	365	110	35	^		
120 GBytes	380	485	355	485	105	35	mA		
240 GBytes	390	495	360	495	110	35			

³ The values are measured using CDM across the full drive density. Performance depends on flash type and number, file/cluster size, and burst speed.

⁴ All values are the maximum recorded at 25 ° C, with nominal supply voltage, and SATA III performance test with IOMeter (512 byte-1 MByte transfer sizes).



4.3 Environmental Specifications

4.3.1 Recommended Operating Conditions

The recommended operating conditions for the X-60m2 SSD are provided in Table 4 below.

Table 4: Recommended Operating Conditions⁵

Parameter	Value
Commercial Operating Temperature	o °C to 70 °C
Industrial Operating Temperature	−40 °C to 85 °C
Power Supply V _{CC} Voltage	3.3 V ± 5%

4.3.2 Recommended Storage Conditions

The recommended storage conditions are listed below in Table 5.

Table 5: Recommended Storage Conditions

Parameter	Value
Commercial Storage Temperature	−40 °C to 85 °C
Industrial Storage Temperature	−40 °C to 85 °C

4.3.3 Shock, Vibration, and Humidity

The maximum shock, vibration, and humidity conditions are listed below in Table 6.

Table 6: Shock, Vibration, and Humidity

Parameter	Value			
Non-Operating Shock	1,500 \emph{g} , 0.5ms duration, half-sine wave			
Non-Operating Vibration	20 <i>g</i> Peak, 10−2000 Hz			
Humidity (Non-Condensing)	85% RH 85 °C, 1000 hrs (JEDEC JESD22, method A101-B)			

4.4 Mechanical Specifications

The X-6om2 SSD consists of a flash controller and NAND flash memory devices. The controller interfaces with a host system, allowing data to be written to and read from the flash memory array. The SSD has a PCIe mini connector with a SATA interface. Physical dimensions are detailed in Table 7 below. Figure 2 on page 11 illustrates the X-6om2 dimensions and connector location.

Table 7: Physical Dimensions

Physical Dimensions	2280	2260	2242	Unit
Length	80.00±0.15	60.00±0.15	42.00±0.15	
Width	22.00±0.15	22.00±0.15	22.00±0.15	mm
Thickness	2.00±0.08	3.32±0.08	3.33±0.08	
Weight (2280 Max Capacity)		6.70		g

⁵ Adequate airflow is required to ensure the drive temperature, as reported in the S.M.A.R.T. data, does not exceed the specified maximum operating temperature.



4.5 Reliability and Endurance

The Mean Time Between Failure (MTBF) is specified to exceed the value listed below. Data reliability with effective error tolerance and data retention at the beginning and end of life is also provided.

Table 8: Reliability

Parameter	Value		
MTBF (at 25 °C)	> 2,000,000 hours		
Data Reliability	< 1 Non-Recoverable Error per 10 ¹⁶ bits Read		
Data Retention	10 Years at Start (JESD47), 1 Year at EOL		

Endurance represented as both TeraBytes Written (TBW) and Drive Writes Per Day (DWPD) for three different application scenarios is provided in the following table.

Table 9: Endurance

Drive	Client		Enterprise		Embedded ⁶	
Capacity	TBW	DWPD	TBW	DWPD	TBW	DWPD
30 GBytes	57.07		8.86		17.58	
60 GBytes	114.14		17.72		35.16	
120 GBytes	228.29	1.780	35.44	0.276	70.31	0.548
240 GBytes	456.57		70.88		140.63	
480 GBytes	913.15		141.76		281.25	

4.6 Drive Geometry Specification

The X-60m2 drive geometry is set to report industry-standard LBA settings per the IDEMA standard (LBA1-03). The values for each capacity are shown below in Table 10.

Table 10: Drive Geometry

Drive	User Capacity ⁷	Total LBA	User Addressable Bytes
Capacity		Decimal	(Unformatted)
32 GBytes	30 GBytes	58,626,288	30,016,659,456
64 GBytes	60 GBytes	117,231,408	60,022,480,896
128 GBytes	120 GBytes	234,441,648	120,034,123,776
256 GBytes	240 GBytes	468,862,128	240,057,409,536
512 GBytes	480 GBytes	937,703,088	480,103,981,056


⁶ Embedded = Create File and Append (4 KBytes)

⁷ 1 GByte = 10⁹ bytes



5. Electrical Interface

This 75-position M.2 connector incorporates both the B and M keys for Socket 2 SATA-based SSDs and follows the applicable JEDEC specifications. M.2 SSDs follow the SATA I/O specification, offering a maximum performance of 6 Gbit/s.






Table 11: Pin Assignment, Name, and Description

Description	Assignment	Pin
Ground	CONFIG_3	1
Ground	GND	3
No Connect	NC	5
No Connect	NC	7
No Connect	NC	9
No Connect	NC	11
Reserved	NC	20
Reserved	NC	22
Reserved	NC	24
Reserved	NC	26
No Connect	NC	28
No Connect	NC	30
No Connect	NC	32
Reserved	NC	34
Reserved	NC	36
Device Sleep, Input	DEVSLP	38
Reserved	NC	40
Reserved	NC	42
No Connect	NC	44
Reserved	NC	46
Reserved	NC	48
No Connect	NC	50
No Connect	NC	52
No Connect	NC	54
Reserved	NC	56
Reserved	NC	58
No Connect	NC	67
Config_1	GND	69
Ground	GND	71
Ground	GND	73
Config_2	GND	75

Pin	Assignment	Description
2	+3.3V	3.3V Source
4	+3.3V	3.3V Source
6	NC	No Connect
8	NC	No Connect
10	DAS/DSS	DEVACT Device Activity Signal
12-19	Removed	Mechanical Notch B
21	GND	CONFIG_o
23	NC	No Connect
25	NC	No Connect
27	GND	Ground
29	NC	No Connect
31	NC	No Connect
33	GND	Ground
35	NC	No Connect
37	NC	No Connect
39	GND	Ground
41	B+	+SATA Differential Receive Signal
43	B-	-SATA Differential Receive Signal
45	GND	Ground
47	Α-	-SATA Differential Transmit Signal
49	A+	+SATA Differential Transmit Signal
51	GND	Ground
53	NC	No Connect
55	NC	No Connect
57	GND	Ground
59-66	Removed	Mechanical Notch M
68	NC	No Connect
70	3.3V	Supply pin, 3.3V
72	3.3V	Supply pin, 3.3V
74	3.3V	Supply pin, 3.3V



6. Package Mechanical

Figure 2: M.2 SSD Drive Dimensions in mm [in]





Figure 3: M.2 Connector Dimensions in mm [in]





7. ATA Commands

This section provides information on the ATA commands supported by the SSD. The commands are issued to the ATA by loading the required registers in the command block with the supplied parameter, and then writing the command code to the register. For backward compatibility, some commands are implemented as a "no operation". See Table 12 for a list of ATA commands the device supports. For details about setting up the command registers, see the latest ATA Specification.

Table 12: ATA Command Set

		
Command	Code	Protocol
General Feature Set		
Execute Device Diagnostic	90h	Execute Device Diagnostic
Flush Cache	E7h	Non-data
Identify Device	ECh	PIO data-in
Initialize Drive Parameters	91h	Non-data
Read DMA	C8h	DMA
Read Log Ext	2Fh	PIO data-in
Read Multiple	C4h	PIO data-in
Read Sector(s)	20h	PIO data-in
Read Verify Sector(s)	40h or 41h	Non-data
Set Feature	EFh	Non-data
Set Multiple Mode	C6h	Non-data
Write DMA	CAh	DMA
Write Multiple	C5h	PIO data-out
Write Sector(s)	30h	PIO data-out
NOP	ooh	Non-data
Read Buffer	E4h	PIO data-in
Write Buffer	E8h	PIO data-out
Power Management Feature Set		
Check Power Mode	E5h or 98h	Non-data
Idle	E3h or 97h	Non-data
Idle Immediate	E1h or 95h	Non-data
Sleep	E6h or 99h	Non-data
Standby	E2h or 96h	Non-data
Standby Immediate	Eoh or 94h	Non-data
Security Mode Feature Set		
Security Set Password	F1h	PIO data-out
Security Unlock	F2h	PIO data-out
Security Erase Prepare	F3h	Non-data
Security Erase Unit	F4h	PIO data-out
Security Freeze Lock	F5h	Non-data
Security Disable Password	F6h	PIO data-out
S.M.A.R.T. Feature Set		
S.M.A.R.T. Disable Operations	Boh	Non-data
S.M.A.R.T. Enable/Disable Autosave	Boh	Non-data
S.M.A.R.T. Enable Operations	Boh	Non-data
S.M.A.R.T. Execute Off-Line Immediate	Boh	Non-data
S.M.A.R.T. Read Data	Boh	PIO data-in
S.M.A.R.T. Read Log	Boh	PIO data-in
S.M.A.R.T. Read Threshold	Boh	PIO data-in
S.M.A.R.T. Return Status	Boh	Non-data
S.M.A.R.T. Save Attribute Values	Boh	Non-data
S.M.A.R.T. Write Attribute Values	Boh	Non-data
S.M.A.R.T. Write Log	Boh	PIO data-out



Command	Code	Protocol
Host Protected Area Feature Set	<u>'</u>	
Read Native Max Address	F8h	Non-data
Set Max Address	F9h	Non-data
Set Max Set Password	F9h	PIO data-out
Set Max Lock	F9h	Non-data
Set Max Freeze Lock	F9h	Non-data
Set Max Unlock	F9h	PIO data-out
48-Bit Address Feature Set		
Flush Cache Ext	EAh	Non-data
Read Sector(s) Ext	24h	PIO data-in
Read DMA Ext	25h	DMA
Read Multiple Ext	29h	PIO data-in
Read Native Max Address Ext	27h	Non-data
Read Verify Sector(s) Ext	42h	Non-data
Set Max Address Ext	37h	Non-data
Write DMA Ext	35h	DMA
Write Multiple Ext	39h	PIO data-out
Write Sector(s) Ext	34h	PIO data-out
NCQ Feature Set		
Read FPDMA Queued	6oh	DMA Queued
Write FPDMA Queued	61h	DMA Queued
Others		
Data Set Management	o6h	DMA
Seek	70h	Non-data



8. Identify Device Information

The following table describes the 512 bytes of data the drive returns for the Identify Device command (ECh).

Word(s)	ntify Device Default Value	Total Bytes	Data Field Type Information
0	0040h*	2	Standard Configuration Fixed (optional 848Ah for removable)
1	XXXXh	2	Default number of cylinders
2	ooooh	2	Reserved
3	ooXXh	2	Default number of heads
4-5	ooooh	4	Obsolete
6	XXXXh	2	Default number of sectors per track
7-8	XXXXh	4	Number of sectors per Drive (Word 7 = MSW, Word 8 = LSW)
9	ooooh	2	Obsolete
10-19	aaaa	20	Serial number in ASCII (right-justified)
20-22	ooooh	6	Obsolete
23-26	SBR11015	8	Firmware revision in ASCII (big-endian byte order in Word)
27-46	XXXX*	40	Model number in ASCII (right-justified)
47	8002h	2	Maximum number of sectors on Read/Write Multiple command
48	4000h	2	Trusted Computing feature set not supported
49	2F00h*	2	Standby Timer, DMA, LBA, IORDY supported
50	4000h	2	Capabilities
51	0000h	2	PIO data transfer cycle timing mode o
52	0000h	2	Obsolete
53	0007h*	2	Words 88 and 64-70 valid
54	XXXXh	2	Current numbers of cylinders
55	XXXXh	2	Current numbers of heads
56	XXXXh	2	Current sectors per track
57-58	XXXXh	4	Current capacity in LBAs (Word 57 = LSW, Word 58 = MSW)
59	910Xh*	2	Multiple sector setting (host changeable)
60-61	XXXXh	4	Total number of sectors addressable in LBA Mode
62	0000h	2	Obsolete
63	000011 0007h*	2	Multiword DMA transfer support modes 2, 1, and 0 (host changeable)
64	000711	2	Advanced PIO modes supported
65	000311 0078h*		Minimum Multiword DMA transfer cycle time per Word
66		2	Recommended Multiword DMA transfer cycle time
	0078h*	2	-
67	0078h*	2	Minimum PIO transfer cycle time without flow control
68	0078h*	2	Minimum PIO transfer cycle time with IORDY flow control Trimmed range returning zeros, 28-bit commands supported, download
69	4D20h	2	
70-74	0000h	10	Reserved
75	001Fh	1	Queue Depth
76	830Eh	2	SATA Capabilities
77	0086h	1	Additional SATA Capabilities
78	014Ch	2	SATA feature support
79	0040h*	2	SATA features enabled (host changeable)
80	o3Foh	2	Major revision
81	0000h	2	Minor revision
82 -84	746Bh*	6	Features/command sets supported
85-87	7469h*	6	Features/command sets enabled (may change in operation)
88	407Fh*	2	UDMA mode supported
89	0002h*	2	Time for security erase unit completion
90	0002h*	4	Time for enhanced security erase time
91	ooooh	2	Power Management
92	FFFEh*	2	Master password revision code



Word(s)	Default Value	Total Bytes	Data Field Type Information
93-99	0000h*	70	Reserved
100-103	XXXXh	8	Max user LBA48 address feature set
104-105	ooooh	4	Reserved
106	4000h	2	Sector size
107-118	ooooh	24	Reserved
119-120	4018h	4	Command set supported settings
121-127	ooooh	14	Reserved
128	0021h*	2	Security status (may change in operation)
129-159	XXXXh	62	"Swissbit SSD"
160	0000h*	2	Power requirement
161	ooooh	2	Reserved
162	ooooh	2	Management schemes
163	ooooh	2	IDE Timing
164	ooooh	2	IO Timing
165-168	ooooh	8	Reserved
169	0001h	2	Data Set Management supported
170-208	XXXXh	78	Reserved
209	4000h	2	Logical block alignment
210-216	ooooh	14	Reserved
217	0001h*	2	Nominal media rotation rate: Solid State Device
218-221	ooooh	8	Reserved
222	107Fh	2	Transport major revision
223-233	ooooh	22	Reserved
234	0001h	2	Minimum number of 512-byte units per segmented download
235	0200h	2	Maximum number of 512-byte units per segmented download
236-254	ooooh	38	Reserved
255	XXXXh	2	Integrity Word

^{*} Standard values for full functionality are listed. Values depend on device configuration.

9. S.M.A.R.T. Functionality

The X-60m2 SSDs fully support the ATA Specification for Self-Monitoring, Analysis, and Reporting Technology (S.M.A.R.T.). For details about the S.M.A.R.T. subcommands and attributes, see the *S.M.A.R.T. Attribute Technical Reference Guide*.

9.1 S.M.A.R.T. Subcommands

The following table lists the supported S.M.A.R.T. subcommands and the Features register values.

Table 14: S.M.A.R.T. Features Supported

Features	Operation
Doh	S.M.A.R.T. Read Data
D1h	S.M.A.R.T. Read Attribute Thresholds
D2h	S.M.A.R.T. Enable/Disable Autosave
D3h	S.M.A.R.T. Save Attribute Values
D4h	S.M.A.R.T. Execute Off-Line Immediate
D5h	S.M.A.R.T. Read Log
D6h	S.M.A.R.T. Write Log
D7h	S.M.A.R.T. Write Attribute Thresholds
D8h	S.M.A.R.T. Enable Operations
D9h	S.M.A.R.T. Disable Operations
DAh	S.M.A.R.T. Return Status

The device aborts any S.M.A.R.T. subcommands with Features register values not listed in the above table.



9.2 S.M.A.R.T. Read Data

When the drive receives the S.M.A.R.T. Read Data subcommand, it returns one sector (512 bytes) of data. See the following table for the data structure of this sector.

Table 15: S.M.A.R.T. Data Structure

Byte(s)	Value	Description
0-1	0100h	S.M.A.R.T. structure version
2-361	XXh	Attribute entries 1 to 30 (see Table 17)
362	ooh	Off-line data collection status (no off-line data collection started)
363	ooh	Self-test execution status byte (self-test completed)
364-365	ooooh	Total time, in seconds, to complete off-line data collection
366	ooh	Vendor specific
367	ooh	Off-line data collection capability (no off-line data collection)
368-369	0002h	S.M.A.R.T. capabilities
370	o1h	Error logging capability
371	ooh	Vendor specific
372	o1h	Short self-test routine recommended polling time, in minutes
373	o1h	Extended self-test routine recommended polling time, in minutes
374	o1h	Conveyance self-test routine recommended polling time, in minutes
375-385	ooh	Reserved
386-395	XXh	Firmware version in ASCII ("SBR11015")
396-399	ooh	Reserved
400-405	XXh	Controller model in ASCII ("SM2246")
406-510	ooh	Reserved
511	XXh	Data structure checksum

9.3 S.M.A.R.T. Attributes

The X-60m2 drives support the S.M.A.R.T. attributes listed in the following table.

Table 16: S.M.A.R.T. Attributes

ID	Worst	Threshold	Attribute	Description
01h	100	0	Raw Read Error Rate	Total number of Cyclic Redundancy Check (CRC) errors that occurred over the SATA interface
05h	100	0	Reallocated Sector Count	Total number of runtime identified (field marked) bad blocks
09h	100	0	Power-On Hours	Total hours that the device has been powered on and operational (not in Sleep mode)
oCh	100	0	Power Cycle Count	Total number of power cycles that have occurred during the life of the drive
Aoh	100	0	Uncorrectable Sector Count	Total number of sectors read (active or passive) with UECC errors
A1h	100	0*	Spare Blocks	Total number of spare blocks currently available
A3h	100	0	Number of Initial Invalid Blocks	Total number of initially identified (factory marked and pretest) bad blocks
A4h	100	0	Total Erase Count	Total number of erase operations that have ever been performed on all currently valid blocks (excluding the system, bad and reserved blocks)
A5h	100	0	Maximum Erase Count	The maximum number of erase operations that have ever been performed on a single block (excluding the system, bad and reserved blocks)
A6h	100	0	Minimum Erase Count	The minimum number of erase operations that have ever been performed on a single block (excluding the system, bad and reserved blocks)
A7h	100	0*	Average Erase Count	The average number of erase operations that have ever been performed on a single block (excluding the system, bad and reserved blocks)



ID	Worst	Threshold	Attribute	Description
A8h	100	0	Maximum Specified Erase Count	The specified maximum erase count; equivalent to number of program/erase (P/E) cycles rated for the device
A9h	100	0	Power on UECC Count	The number of uncorrectable errors encountered during a power up event
Coh	100	0	Initial Spare Block Count	Total number of original spare blocks
C1h	100	0	Dynamic Remaps	Total number of dynamic remap operations
C2h	100	0	Temperature	Temperature (minimum, maximum, and current) of the device
C3h	100	0	Flash ECC Recovered	Total number of times the read-retry process was required to recover data
C4h	0	0	Reallocation Event Count	Total count of remapping operations
C6h	100	0	Uncorrectable Sector Count Offline	Total number of sectors read (active only) with UECC errors
C7h	100	0	SATA PHY CRC Error Count	Total count of PHY errors (including CRC) that occurred over the interface cable
D7h	100	0	TRIM Count	Total number of TRIM commands issued by the host
EBh	100	0	Total Flash LBAs Written	The lower 7 bytes of the total number of LBAs read from the flash; the higher 5 bytes are located in attribute EDh
EDh	100	0	Total Flash LBAs Written Expanded	The upper 5 bytes of the total number of LBAs read from the flash; the lower 7 bytes are located in attribute EBh
F1h	100	0	Total Host LBAs Written	The lower 7 bytes of the total number of LBAs written to the device by the host; the higher 5 bytes are located in attribute F3h
F2h	100	0	Total Host LBAs Read	The lower 7 bytes of the total number of LBAs read from the device by the host; the higher 5 bytes are located in attribute F4h
F3h	100	0	Total Host LBAs Written Expanded	The upper 5 bytes of the total number of LBAs written to the device by the host; the lower 7 bytes are located in attribute F1h
F4h	100	0	Total Host LBAs Read Expanded	The upper 5 bytes of the total number of LBAs read from the device by the host; the lower 7 bytes are located in attribute F2h
F8h	100	0	SSD Remaining Life	Percent of SSD life remaining on the SSD (a value from o to 64h), normalized to 100; based upon Average Erase Count (A7h) scaled by the Maximum Specified Erase Count (A8h)
F9h	100	0	Spare Block Remaining Life	Percent of spare blocks remaining

^{*}These threshold values are changeable using the Write Attribute Thresholds command.

9.4 S.M.A.R.T. Attribute Entry Structure

Each attribute entry consists of 12 bytes. See the following table for the data structure of each entry.

Table 17: Attribute Entry

Byte(s)	Value	Description
0	XXh	Attribute ID (see Table 16)
1-2	XXXXh	Flags (little-endian)
3	XXh	Attribute value as a percentage
4	XXh	Worst value as a percentage
5-8	XXXXh	Raw value (little-endian)
9-11	ooh	Reserved



10. RoHS, ACPEIP and WEEE Update from Swissbit

Dear customer,

The Swissbit AG certifies that our products meet the requirements of the current

DIRECTIVE 2011/65/EU with Directive 2015/863 and ACPEIP,

a.k.a. Restriction of Hazardous Substances (RoHS) Directive and Administration on the Control of Pollution caused by Electronic Information Products (ACPEIP = "China-RoHS").

Swissbit's Pb-free products contain less than the following amounts of the ten RoHS banned substances:

- ☑ Less than 0.1% Lead Pb
- ☑ Less than 0.1% Mercury Hg
- ☑ Less than o.o1% Cadmium Cd
- ☑ Less than o.1% Hexavalent Chromium Cr (VI)
- ☑ Less than 0.1% Polybrominated Biphenyls PBB
- ☑ Less than o.1% Polybrominated Diphenyl Ethers PBDE
- ☑ Less than 0.1% Bis(2-Ethylhexyl) phthalate DEHP
- ☑ Less than 0.1% Benzyl butyl phthalate BBP
- ☑ Less than o.1% Dibutyl phthalate DBP
- ☑ Less than 0.1% Diisobutyl phthalate DIBP

All Swissbit products have no impact to exemption 7c-III since Dec. 2011.

Important note to chinese label: EIPs that are intended for further processing do not have to be labeled. The relevant information must be made available by the supplier.

For all Swissbit products the Environmental Friendly Use Period (EFUP) is equal to the MTBF. For MTBF information and CE conformation please consult the correspondent data sheets. CE labeling will be printed on the product label, packaging or on the instruction of use as of Q4/2012.

DIRECTIVE 2012/19/EU,

a.k.a. Waste from Electrical and Electronic Equipment (WEEE).

- Prevention of WEEE
- Recovery, recycling and other measures leading to a minimization of wastage of electronic and electrical equipment
- Improvement in the quality of environmental performance of all operators involved in the EEE life cycle, as well as measures to incorporate those involved at the EEE waste disposal points

In reference to the Directive, the WEEE logo must be printed directly on all devices that have sufficient space. «In exceptional cases where this is necessary because of the size of the product, the symbol of the WEEE Directive shall be printed on the packaging, on the instructions of use and on the warranty». Our WEEE-ID: 95229709


This information is not in any way to be intended as a legal guarantee, warranty or liability whatsoever. Further questions should be addressed to your local Swissbit sales representative.

This letter was produced electronically and is valid without signature.

Date: 2015-09-15



11. Part Number Decoder



11.1 Manufacturer

Swissbit code	S
---------------	---

11.2 Memory Type

Flash	F
-------	---

11.3 Product Type

SATA Interface	SA
----------------	----

11.4 Density

30 GBytes	030G
60 GBytes	060G
120 GBytes	120G
240 GBytes	240G
480 GBytes	480G

11.5 Platform

M.2 SSD	М

11.6 Product Generation

11.7 Memory Organization

_		
l x8	Ι Α	

11.8 Technology

60m2 Series	Α
-------------	---

11.9 Number of Flash Chips

1 Flash	1
2 Flash	2
ı, Flash	1,

11.10 Flash Code

Toshiba	TO
---------	----



11.11 Temperature Option

Industrial Temperature Range: -40 °C to 85 °C	I
Standard Temperature Range: o °C to 70 °C	С

11.12 Die Classification

MLC MONO (single die package)	G
MLC DDP (dual die package)	L
MLC QDP (quad die package)	Н
MLC ODP (octal die package)	0

11.13 Pin Mode

	TSOP	BGA
Single nCE and Single R/nB	S	Α
Dual nCE and Dual R/nB	T	В
Quad nCE and Quad R/nB	U	С
Octal nCE and Dual R/nB	*	D

^{*}Not Available

11.14 Drive Configuration XYZ

X = Disk Type

A - DISK Type			
Removable/Fix			
PC Card Mode	PIO	DMA Support	Х
iovable	Yes	Yes	1
Fix	Yes	Yes	2
Fix	Yes	No	3
iovable	Yes	No	4
Removable	Yes	Yes	5
Removable	Yes	No	6
	PC Card Mode Tovable Fix Fix Tovable Removable	PC Card Mode ovable Yes Fix Yes ovable Yes Removable Yes	PIO DMA Support PO DMA Support Ovable Yes Yes Fix Yes No Ovable Yes No Removable Yes Yes Povable Yes No Removable Yes Yes

Y = Firmware Revision

FW Revision	Υ
SBR11015	1

Z = Max Transfer Mode

Max PIO Mode/CIS	Z
UDMA6 (MWDMA2, PIO4)	6

11.15 Option

Swissbit/Standard	STD
-------------------	-----



12. Swissbit M.2 SSD Marking Specification


12.1 Top View

Example: 2280



12.2 Label Content

- Part Number
- Lot Code/Identification
- Type Code
- Density
- Manufacturing Date
- Swissbit Logo
- Country of Origin
- o CE Logo
- o FCC Logo
- WEEE Logo





13. Revision History

Table 18: Document Revision History

Date	Revision	Description	Revision Details
3-Sept-2015	0.90	First preliminary release	
12-Sept-2015	0.91	Updated connector drawing and spare block attributes.	
24-Sept-2015	1.00	Updated RoHS, ACPEIP and WEEE declaration, product pictures, feature icons and the physical dimensions.	Doc. req. no. 0787
13-Nov-2015	1.01	Added full X type options in Drive Configuration to include m.2 types, formatted tables, fixed typo and added sector data for some security commands.	Doc. req. no. 0823
4-Jan-2016	1.02	Removed ATA command byte structure. Updated Identify Device and S.M.A.R.T. information. Updated performance and current values. Added DEVSLP compatible to list of features. Added slumber current. Added Write Thresholds command. Updated storage temperature. Updated copyright date.	Doc. req. no. 0911
2-Feb-2016	1.03	Fixed formatting issue.	Doc. req. no. 0969

Disclaimer:

No part of this document may be copied or reproduced in any form or by any means, or transferred to any third party, without the prior written consent of an authorized representative of Swissbit AG ("SWISSBIT"). The information in this document is subject to change without notice. SWISSBIT assumes no responsibility for any errors or omissions that may appear in this document, and disclaims responsibility for any consequences resulting from the use of the information set forth herein. SWISSBIT makes no commitments to update or to keep current information contained in this document. The products listed in this document are not suitable for use in applications such as, but not limited to, aircraft control systems, aerospace equipment, submarine cables, nuclear reactor control systems and life support systems. Moreover, SWISSBIT does not recommend or approve the use of any of its products in life support devices or systems or in any application where failure could result in injury or death. If a customer wishes to use SWISSBIT products in applications not intended by SWISSBIT, said customer must contact an authorized SWISSBIT representative to determine SWISSBIT willingness to support a given application. The information set forth in this document does not convey any license under the copyrights, patent rights, trademarks or other intellectual property rights claimed and owned by SWISSBIT. The information set forth in this document is considered to be "Proprietary" and "Confidential" property owned by SWISSBIT.

ALL PRODUCTS SOLD BY SWISSBIT ARE COVERED BY THE PROVISIONS APPEARING IN SWISSBIT'S TERMS AND CONDITIONS OF SALE ONLY, INCLUDING THE LIMITATIONS OF LIABILITY, WARRANTY AND INFRINGEMENT PROVISIONS. SWISSBIT MAKES NO WARRANTIES OF ANY KIND, EXPRESS, STATUTORY, IMPLIED OR OTHERWISE, REGARDING INFORMATION SET FORTH HEREIN OR REGARDING THE FREEDOM OF THE DESCRIBED PRODUCTS FROM INTELLECTUAL PROPERTY INFRINGEMENT, AND EXPRESSLY DISCLAIMS ANY SUCH WARRANTIES INCLUDING WITHOUT LIMITATION ANY EXPRESS, STATUTORY OR IMPLIED WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE.

©2016 SWISSBIT AG All rights reserved.