LM016L

- 16 Character x 2 lines
- Built-in control LSI HD44780 type (see page 23)
- +5V single power supply

MECHANICAL DATA (Nominal dimensions)

	Module size	84W x 44	IH x 12D (max.) mm
	Effective display area		. 61W x 1	15.8H mm
	Character size (5 \times 7 dots)		2.96W x 4	1.86H mm
	Pitch			3.55 mm
	Dot size		$0.56W \times 0$).66H mm
	Weight			about 25 g
ı	RSOLUTE MAXIMUM RATIN	min	max.	

ABSOLUTE IMAXIMUM RATINGS	max.
Power supply for logic (V _{DD} -V _{SS}) 0	7.0 V
Power supply for LCD drive	
$(V_{DD}-V_{O})$	13.5 V
Input voltage (Vi) V _{SS}	$V_{DD} V$
Operating temeprature (Ta)0	50°C
Storage temperature (Tstg)20	70°C

ELECTRICAL CHARACTERISTICS

$Ta = 25^{\circ}C$, $V_{DD} = 5.0 V \pm 0.25 V$
Input "high" voltage (Vi _H) 2.2 V min.
Input "low" voltage (Vi _L) 0.6 V max.
Output high voltage (V_{OH}) ($-I_{OH}$ = 0.2 mA) 2.4 V min.
Output low voltage (V_{OL}) (I_{OL} = 1.2 mA) 0.4 V max.
Power supply current (I_{DD}) (V_{DD} = 5.0 V) 1.0 mA typ.
3.0 mA max.
—

Power supply for LCD drive (Recommended) $(V_{DD}-V_{O})$ Du=1/16

at $Ta = 0$ °C.											
at $Ta = 25^{\circ}C$											4.4 V typ.
at $Ta = 50^{\circ}C$		_	_	_	_	_	_	_	_		4.2 V tvp.

OPTICAL DATA See page 8


INTERNAL PIN CONNECTION


Pin No.	Symbol	Level	Function					
1	V _{SS}	_	٥٧					
2	V _{DD}	_	+5V	Power supply				
3	V _O	_						
4	RS	H/L	L: Instruction code input H: Data input H: Data read (LCD module→MPU) L: Data write (LCD module←MPU)					
5	R/W	H/L						
6	E	H, H→L	Enable signal					
7	DB0	H/L						
8	DB1	H/L						
9	DB2	H/L						
10	DB3	H/L	Data bus line	<u> </u>				
11	DB4	H/L	Note (1), Note (2)					
12	DB5	H/L						
13	DB6	H/L						
14	DB7	H/L	-					


Note:


In the HD44780, the data can be sent in either 4-bit 2-operation or 8-bit 1-operation so that it can interface to both 4 and 8 bit MPU's.

- (1) When interface data is 4 bits long, data is transferred using only 4 buses of DB₄~DB₇ and DB₀~DB₃ are not used. Data transfer between the HD44780 and the MPU completes when 4-bit data is transferred twice. Data of the higher order 4 bits (contents of DB₄~DB₇ when interface data is 8 bits long) is transferred first and then lower order 4 bits (contents of DB₀~DB₃ when interface data is 8 bits long).
- (2) When interface data is 8 bits long, data is transferred using 8 data buses of $DB_0 \sim DB_7$.









TIMING CHARACTERISTICS

Item	Symbol	Test condition	min.	typ.	max.	Unit
Enable cycle time	t _{cyc}	Fig. 5, Fig. 6	1.0	-	-	μs
Enable pulse width	P _{wEH}	Fig. 5, Fig. 6	450	-	_	ns
Enable rise/fall time	t _{Er} , t _{Ef}	Fig. 5, Fig. 6	-	-	25	ns
RS, R/W set up time	t _{AS}	Fig. 5, Fig. 6	140	-	_	ns
Data delay time	t _{DDR}	Fig. 6	_	_	320	ns
Data set up time	t _{DSW}	Fig. 5	195	_	_	ns
Hold time	t _H	Fig. 5, Fig. 6	20	_	_	ns

