


Lab 1

- How to use the Vivado tool to program with VHDL
- Design and simulation of simple circuits

Prof. Juan Antonio Clemente

Welcome screen







How to create a project

Click on File->Project->New and then, Next. The following screen will appear






How to create a project






Select the target FPGA






Project summary





Voilà the main GUI of VIVADO




Add or create new source files

Click on "Add source" (top left), then...




Add or create new source files




Add existing source files to our project

The added files will be now visible in the Sources part:



Add existing source files to our project

 By double-clicking on these files, one can see and edit the source code




Lab 1.a

```
library ieee;
use ieee.std logic 1164.all;
                                       This is a 4-bit adder (we will
use ieee.numeric std.all;
                                       discuss this in detail in class)
entity adder4b is
    port( a: in std logic vector(3 downto 0);
          b: in std logic vector(3 downto 0);
          c: out std logic vector(3 downto 0) );
end adder4b;
architecture rtl of adder4b is
    signal a u, b u, c u: unsigned(3 downto 0);
begin
    a u <= unsigned(a);
    b u <= unsigned(b);
    c u <= a u + b u;
    c <= std logic vector(c u(3 downto 0));</pre>
end rtl;
```

Synthesize the design







Synthesize the design

Once Synthesis is completed, the following window appears. We click on Run Implementation, then Next.


In the Log tab, you will see that there are separate messages for the Synthesis, Implementation and Simulation processes!








Once Implementation is completed, the following window appears. If we click on Generate Bitstream, IT WILL FAIL (a constraints file is needed). We just open implemented design



Check that the design is correct

- In order to check if a design is correct, you must simulate the circuit:
 - Add the testbench that is available in the Campus Virtual "simu_1a.vhd".



Simulation testbench

Once added, we can see it in the main VIVADO GUI

In "Design Sources", we see the source NTHESIZED DESIGN - xc7a35tcpg236-1 In "Simulation Sources", files concerning the we see the source file design (adder.vhd and ources × Netlist concerning the simulation divider.vhd) (simu 1a.vhd) Design Sources (2) This symbol also adder4b(rtl) (adder.vhd) appears in one of the clock divider(aren envider) (envidenvi simulation files. The > Constraints Simulation Sources (2) file with the symbol will be the one that is sim_1 (2) simadd(testbench_arch) (simu_1a.vhd) (1) simulated clock_divider(arch_divider) (divider.vhd)

divider.vhd appears in "Design Sources" and "Simulation Sources" because it is still not part of the design hierarchy (it is not used from adder.vhd). We will fix this later.

Simulation testbench

- POSSIBLE PROBLEM: You have screwed it up and a simulation source has been included as a design source, or viceversa.
 - SOLUTION: At any time, you can right-click on the involved file and select "Move to Simulation Sources" or "Move to Design Sources" to fix this problem.


Simulation testbench (check the Campus Virtual)

```
-- We add the libraries needed
LIBRARY ieee;
USE ieee.std logic 1164.ALL;
-- Entity declaration
ENTITY simadd IS
END simadd;
-- Architecture
ARCHITECTURE testbench arch OF simadd IS
    -- Component declaration
    COMPONENT adder4b
    PORT (
         A : IN std logic vector (3 downto 0);
         B: IN std logic vector(3 downto 0);
         C : OUT std logic vector (3 downto 0)
        );
    END COMPONENT;
   -- Inputs
   signal A : std logic vector(3 downto 0) := (others => '0');
   signal B : std logic vector(3 downto 0) := (others => '0');
   -- Outputs
   signal C : std logic vector(3 downto 0);
```

Simulation testbench (check the Campus Virtual)

```
BEGIN
  -- Instantiation of the unit under test
  uut: adder4b PORT MAP (
         A \Rightarrow A
         B => B,
         C \Rightarrow C;
  -- Stimuli process
stim proc: process
   begin
       A <= "0000"; B <= "0000";
       wait for 100 ns;
       A <= "0101"; B <= "0100";
       wait for 100 ns;
       A <= "0000"; B <= "0111";
       wait for 100 ns;
                      B <= "1000";
       A <= "0011";
       wait for 100 ns;
       A <= "1011"; B <= "1111";
       wait for 100 ns;
       A <= "1001"; B <= "0110";
       wait;
end process;
END testbench arch;
```

Simulation




Simulation window


The waveform can be saved as a .wcfg file

This centers the view on the "cursor" (yellow vertical line)






Simulation



- T E
- We can check that the circuit work the real world
 - The circuit will be implemented on an FPGA
 - The implementation tool needs to know where the inputs come from (push buttons or switches) and where to display the outputs (LEDs or 7segment displays).
 - A constraints file (with extension .xdc) must be added with all this information.


This is the FPGA that we will use in all the labs:



https://reference.digilentinc.com/reference/programmable-logic/basys-3/start



- .xdc file
 - You can find a complete .xdc file in the Campus Virtual of this particular board (downloaded from https://reference.digilentinc.com/reference/programmable-logic/basys-3/start → Master XDC files).
- This is a general file that allows associating your inputs and outputs with the physical IO devices of the board (LEDs, buttons, etc...).
- All the code in it is written on comments. You can uncomment the desired lines to use the IO devices that you need.
 - Each IO device of the board is associated with 2 lines starting with set_property.
- For instance, to use a switch for input pin A[0] (adder.vhd), it would be as follows:






A and B (2 4-bit inputs) are associated to 8 switches like this

C (a 4-bit input) is associated to 4 LEDs like this


```
## LEDS
set_property PACKAGE_PIN U16 [get_ports {C[0]}]
    set_property IOSTANDARD LVCMOS33 [get_ports {C[0]}]
set_property PACKAGE_PIN E19 [get_ports {C[1]}]
    set_property IOSTANDARD LVCMOS33 [get_ports {C[1]}]
set_property PACKAGE_PIN U19 [get_ports {C[2]}]
    set_property IOSTANDARD LVCMOS33 [get_ports {C[2]}]
set_property PACKAGE_PIN V19 [get_ports {C[3]}]
    set_property IOSTANDARD LVCMOS33 [get_ports {C[3]}]
```

```
Project Summary
                 × pins.xdc *
C:/hlocal/project_3/project_3.srcs/constrs_1/imports/1-Intro_files/pins.xdc
      #set property PACKAGE PIN W5 [get ports clk]
          #set property IOSTANDARD LVCMOS33 [get ports clk]
          #create clock -add -name sys clk pin -period 10.00 -wav
 10
      ## Switches
 11 !
      set property PACKAGE_PIN V17 [get ports {A[0]}]
 13
          set property IOSTANDARD LVCMOS33 [get ports {A[0]}]
      set property PACKAGE PIN V16 [get ports {A[1]}]
 15
          set property IOSTANDARD LVCMOS33 [get ports {A[1]}]
 16
      set property PACKAGE PIN W16 [get ports {A[2]}]
 17
          set property IOSTANDARD LVCMOS33 [get ports {A[2]}]
 18
      set property PACKAGE_PIN W17 [get ports {A[3]}]
          set property IOSTANDARD LVCMOS33 [get ports {A[3]}]
 19
 20
     set property PACKAGE PIN W15 [get ports {B[4]}]
 21
          set property IOSTANDARD LVCMOS33 [get ports {B[4]}]
      set property PACKAGE_PIN V15 [get ports {B[5]}]
          set property IOSTANDARD LVCMOS33 [get ports {B[5]}]
 23
      set property PACKAGE PIN W14 [get ports {B[6]}]
 25
          set property IOSTANDARD LVCMOS33 [get ports {B[6]}]
 26
      set property PACKAGE PIN W13 [get ports {B[7]}]
          set property IOSTANDARD LVCMOS33 [get ports {B[7]}]
 28
      #set property PACKAGE PIN V2 [get ports {sw[8]}]
 29
          #set property IOSTANDARD LVCMOS33 [get ports {sw[8]}]
 30 | #set property PACKAGE PIN T3 [get ports {sw[9]}]
```

- The pins.xdc file is added to the project by clicking in "Add Sources" → "Add or Create Constraints"
- The file will be visible in the sources panel of the VIVADO GUI.




- The last steps are clicking on the "Run Implementation" option (bottom left of the main GUI) and finally, "Generate bitstream". When it is done, click on "Open Hardware manager"
 - This last step will generate an implementation file (top_entity_name.bit), which can be used to program the FPGA.




Download .bit on the FPGA



- Borrow the FPGA to the lab assistants.
- Connect the USB cable to one of the USB ports of the PC and make sure that the POWER switch is in position ON.
 - The device will be programmed with a by-default .bit file (which makes the 7-segment displays to show numbers from 0 to 9).
 - DON'T STEAL THE USB CABLE (other students are going to need it).
- If you didn't open the "Open Hardware Manager", click on Target → Auto Connect





 Anyway, click on Program Device → xc7a35t_0



Download .bit on the FPGA

- Finally, a .bit file must be provided (the .bit file of the open project is selected by default). Click on "Program".
- The bitstream will be downloaded to the FPGA and you can use it as expected (try to move SW7-SW0 to see how the result of the addition is made visible on LD3-LD0).
- To go back to edit a source file, click on "PROJECT MANAGER" (top left of the main VIVADO window).





Lab 1.b



- Simulate and implement a register with parallel input / parallel output.
- We are going to program two versions of it:
 - WITHOUT frequency divider (simulation).
 - WITH frequency divider (implementation).

Lab 1.b

```
T E
```

Lab 1.b

architecture circuit of parallel_reg is
begin

```
process(rst, clk)
    begin
         if clk'event and clk = '1' then
             if rst = '1' then
                 0 <= "0000";
             elsif load = '1' then
                 0 \leftarrow I;
             end if;
         end if;
    end process;
end circuit;
```



Implementation Lab 1.b

Clock pin:

Uncomment these three lines (by deleting the #'s)

Make sure that your clock signal is named exactly as it appears here (in this case, clk)

```
## Clock signal
set_property PACKAGE_PIN W5 [get_ports clk]
    set_property IOSTANDARD LVCMOS33 [get_ports clk]
    create_clock -add -name sys_clk_pin -period 10.00 -waveform {0 5} [get_ports clk]
```

This line indicates that clk is a clock signal with a period of 10.00 ns (the oscillator in pin W5 generates such a clock signal). The CAD tool will place and route it accordingly to optimize the Static Timing Analysis (STA, this concept is discussed in Lesson 2)

- Use the clock divider to feed a 1HZ clock to the register in order to be aware (as humans) of the transitions.
- In addition, make sure that you assign 6 switches (1 for reset, 1 for load, and 4 for input I) and 4 LEDs (for output O).

Grading

- Follow the instructions of the slides to simulate and implement the designs of Labs 1.a and 1.b.
- You have to show me these two parts working on the FPGA (don't forget the clock divider).
- There will be an EXTRA part (0.15 pts).