


III. Design a 4:1 MUX using transmission gates.


- A. Use transmission gates to realize a 4:1 MUX as figure below. (You need to add inverter as loading.)




- B. Show a waveform to verify your design
C. Measure Area, Delay_{D0_b to Y} of the circuit.

IV. Design a dynamic inverter

- A. Design a dynamic footed inverter. (You need to add inverter as loading.)




- B. Show a waveform to verify your design (set the input as below)



C. Measure Area, Delay $_{\Phi \text{ to } Y}$ of the circuit.

- Φ toggle every 50 ns
- Rise time and fall time are 1 ns
- Set A to 1.8V



V. Questions of the lab

- A. Compare the Delay $_{Cin \text{ To } Cout}$ between 4-bit carry-ripple adder and 4-bit carry-skip adder, and explain the reason of the difference.
- B. Discuss what are the benefits using transmission gates to realize a 4:1 MUX, and explain the reasons.
- C. What is “Monotonicity Problem” and how can we resolve this problem?

VI. Grading policy

A. Pre-sim waveform: 16%

- | | | |
|------|--------------------------|----|
| i. | 4-bit carry-ripple adder | 4% |
| ii. | 4-bit carry-skip adder | 4% |
| iii. | 4:1 MUX | 4% |
| iv. | Dynamic inverter | 4% |

B. DRC & LVS: 32%

- | | | |
|------|--------------------------|----|
| i. | 4-bit carry-ripple adder | 8% |
| ii. | 4-bit carry-skip adder | 8% |
| iii. | 4:1 MUX | 8% |
| iv. | Dynamic inverter | 8% |

C. Post-sim waveform: 16%

- | | | |
|------|--------------------------|----|
| i. | 4-bit carry-ripple adder | 4% |
| ii. | 4-bit carry-skip adder | 4% |
| iii. | 4:1 MUX | 4% |
| iv. | Dynamic inverter | 4% |

D. Performance: 16%

- | | | |
|----|--------------------------|----|
| i. | 4-bit carry-ripple adder | 5% |
|----|--------------------------|----|

$$\text{Figure of Merit (FoM)} = \text{Delay}_{CinToCout} \times \text{Area}$$

- | | | |
|-----|------------------------|----|
| ii. | 4-bit carry-skip adder | 5% |
|-----|------------------------|----|

$$\text{Figure of Merit (FoM)} = \text{Delay}_{CinToCout} \times \text{Area}$$

- | | | |
|------|---------|----|
| iii. | 4:1 MUX | 3% |
|------|---------|----|

$$\text{Figure of Merit (FoM)} = \text{Delay}_{D0_bToY} \times \text{Area}$$

- | | | |
|-----|------------------|----|
| iv. | Dynamic inverter | 3% |
|-----|------------------|----|

$$\text{Figure of Merit (FoM)} = t_{\phi \rightarrow Y} \times \text{Area}$$

E. Report: 20%

- i. Layout screenshot with ruler: 4%
 - 1. 4-bit carry-ripple adder 1%
 - 2. 4-bit carry-skip adder 1%
 - 3. 4:1 MUX 1%
 - 4. Dynamic inverter 1%
- ii. Post-sim waveform: 4%
 - 1. 4-bit carry-ripple adder 1%
 - 2. 4-bit carry-skip adder 1%
 - 3. 4:1 MUX 1%
 - 4. Dynamic inverter 1%
- iii. Questions of the lab: 12%

VII. Demo time

12/9 (Wed.) 15:30 ~ 18:30

You only have “one” chance to demo!

After deadline, any requests for demo are denied.

VIII. Report hand-in deadline

12/9 (Wed.) 23:59 on New E3

After deadline, any requests for handing in report are denied.

IX. Appendix

Power measurement by Hspice

```
.tran 0.1n 200n
.meas tran total_cur integ par('-i(vvdd)')
.meas tran total_pwr param='1.8*total_cur'
```