

Interfacing Between LVDS and ECL

Prepared by: Paul Shockman
Logic Applications Engineering



ON Semiconductor™

<http://onsemi.com>

APPLICATION NOTE

INTRODUCTION

LVDS (Low Voltage Differential Signaling) signals are used to interface between today's CMOS or BiCMOS ASICs supplied with 3.3V. LVDS signals are differential signals with a swing of 250 to 400 mV and a DC offset of 1.2V. External components are required for board to board data transfer or clock distribution.

In advanced systems often only a single supply voltage (3.3V) is available. Low Voltage ECL devices work off this 3.3V supply voltage in the so called LVPECL mode. Input/Output LVPECL levels are related to $V_{CC} = 3.3V$, a 750 mV output swing with 2V offset. This makes them ideal as peripheral components for ASICs.

LVPECL and LVDS are both differential low voltage signals, but with different swing and different offset. The purpose of this application information is to show the interfacing between these signal levels. In addition it gives interface suggestions to and from 5V supplied PECL devices or negative supplied ECL.




Figure 1. Voltage Levels

LVDS LEVELS

The LVDS levels have been specified by IEEE (Standard P1596.3, approved in March, 1994). There are two

different specifications, the general purpose specification with 250 to 400 mV swing and the super low power specification with reduced swing (150 ...250mV) for driver V_{PP} .

LVDS outputs require a 100Ω load between the differential outputs. This load will in addition terminate the 50Ω controlled impedance lines.




Figure 2. LVDS Output Definition

LVDS receivers require 200mV swing within the input voltage range of 0 to 2.4 or 2.0V.

ECL LEVELS

In ECL circuits all signal levels are related to V_{CC} supply rail. Traditional ECL designs are supplied with negative voltages with $V_{CC} = GND$.

Today several applications use ECL devices in the PECL mode. PECL (Positive ECL) is nothing more than supplying any ECL device with a positive power supply (+5V) for V_{CC} and 0V V_{EE} .

With the trend to low voltage systems a new generation of ECL circuitry has been developed. The Low Voltage ECL (LVECL) devices work from a -3.3V power supply either as negative supplied or more popular from standard $V_{CC} = +3.3V$ and $V_{EE} = GND$ as LVPECL.

100E(L) type output DC levels for the different supply levels are shown in Table 2 on page 2.

Table 1. LVDS Levels

Symbol	Parameter	General Purpose Specification		Super Low Power Specification		Unit	Condition
		Min	Max	Min	Max		
Transmitter							
V _{OH}	Output HIGH Voltage		1474		1374	mV	R _L = 100Ω
V _{OL}	Output LOW Voltage	925		1025		mV	R _L = 100Ω
V _{PP}	Output Differential Voltage	250	400	150	250	mV	R _L = 100Ω
V _{OS}	Output Offset Voltage	1125	1275			mV	
Receiver							
	Input Voltage Range	0	2400	0	2000	mV	V _{gpd} < 950mV *
	Differential HIGH Input Threshold		+100		+100	mV	V _{gpd} < 950mV *
	Differential LOW Input Threshold	−100		−100		mV	V _{gpd} < 950mV *

*V_{gpd} is the voltage of Ground Potential Delta across or between boards.

Table 2. MC100Exxx/MC100ELxx/LVELxx/EPxx (T_A = 0° to +85°C)

Symbol	Parameter	LVPECL ¹	PECL ²	ECL	Unit
V _{CC}		+3.3	+5.0	GND	V
V _{EE}		GND	GND	-5.2, -4.5 or -3.3	V
V _{OH}	Minimum Output HIGH Level	2.275	3.975	-1.030	V
V _{OH}	Typical Output HIGH Level	2.345	4.045	-0.955	V
V _{OH}	Maximum Output HIGH Level	2.420	4.120	-0.880	V
V _{OL}	Minimum Output LOW Level	1.490	3.190	-1.810	V
V _{OL}	Typical Output LOW Level	1.595	3.295	-1.705	V
V _{OL}	Maximum Output LOW Level	1.680	3.380	-1.620	V

1. V_{CC} assumed 3.3V. All levels vary 1:1 with V_{CC}.

2. V_{CC} assumed 5V. All levels vary 1:1 with V_{CC}.

ECL outputs are open emitter outputs, requiring a DC path to a more negative supply than V_{OL}. This pull down resistor termination can be used to terminate transmission lines (see AN1406).

ECL standard DC input levels are relative to V_{CC}. Several devices are available with so called common mode range inputs. These inputs allow processing signals with small swings (down to 200 mV, 150 mV or even 50 mV signal levels) within an offset range.


INTERFACING

Common mode range inputs are capable of processing differential signals with 150 to 400 mV swing. The ECL input processes signals up to 950 mV swing. The DC voltage levels should be within the input voltage range.

To interface between these 2 voltage levels capacitive coupling can be used. Only clock or coded signals should be capacitive coupled.

A capacitive coupling of NRZ signals will cause problems. Then passive or active interfacing is necessary.

CAPACITIVE COUPLING LVDS TO ECL

Capacitive Coupling LVDS to ECL using V_{BB}Figure 3. Capacitive Coupling LVDS to ECL Using V_{BB}

Several ECLinPS/ECLinPS Lite devices supply a V_{BB} ($V_{BB} \approx V_{CC} - 1.3V$) reference voltage. It can be used for differential capacitive coupling. V_{BB} needs to be decoupled to GND via a 10 nF capacitance.

The 100k Ω gives stable determined output states during null signal conditions.

Capacitive Coupling LVDS to ECL with external biasing

If V_{BB} reference voltage is not available, a similar DC voltage can be generated with a resistor divider. The resistor values depend on V_{CC}/V_{EE} voltages. Stability is enhanced during null signal conditions if a 50 mV differential is maintained between the divider networks.




Figure 4. Capacitive Coupling LVDS to ECL with External Biasing

Examples:

$$V_{CC} = GND, V_{EE} = -5V: R1 = 1.2k\Omega \quad R2 = 3.4k\Omega$$

$$V_{CC} = GND, V_{EE} = -3.3V: R1 = 680\Omega \quad R2 = 1k\Omega$$

In the layout for both interfaces the resistors and the capacitors should be located as close as possible to the ECL input.

Capacitive Coupling ECL to LVDS

The ECL output requires a DC path to V_{EE} . The pulldown resistors are connected to V_{EE} .

The thevenin resistor pair represent the termination of the transmission line $Z = R1 \parallel R2$ and generates a DC level of 1.2V.




Figure 5. Capacitive Coupling ECL to LVDS

Capacitive Coupling ECL to LVDS using V_{OS} reference voltage

Some devices with LVDS interfaces supply V_{OS} reference voltage. This can be used for capacitive coupling. When the transmission line length is very short, a parallel termination should be used and placed as close as possible to the coupling capacitors.




Figure 6. Capacitive Coupling ECL to LVDS Using V_{OS} Reference Voltage

INTERFACING FROM LVPECL TO LVDS

The DC output level of LVPECL is more positive than the input range of LVDS. All ECL devices need pulldown resistors. The pulldown resistors in a thevenin parallel termination or pulldown resistors to GND can be split up into a resistor divider to generate LVDS DC levels.

Dependent on the application one of the following interfaces should be used:

Interfacing LVPECL to LVDS in thevenin equation




Figure 7. Interfacing LVPECL to LVDS in Thevenin Parallel Termination

The thevenin parallel resistors terminate the transmission line Z near the receiver. Instead of a resistor to V_{EE}, a resistive path to V_{CC} and to V_{EE} (GND) build the termination of the transmission line. In transmission line theory these resistors are in parallel for high frequency signals. They match the line characteristic impedance.

$$R1 \parallel (R2 + R3) = Z \quad (\text{Eq. 1})$$

The DC condition for point A is V_{CC} – 2V. The DC levels at the LVDS input (B) are located within the LVDS input common mode range.

$$\text{A: } R1/(R1 + R2 + R3) = 2 \text{ V}/V_{CC} \quad (\text{Eq. 2})$$

$$\text{B: } R3/(R1 + R2 + R3) = V_{IL}/V_{CC} \quad (\text{Eq. 3})$$

The swing at the LVDS input is decreased dependent on R2 and R3

$$V_{ipp} = R3/(R2 + R3) * V_{opp}$$

$$V_{IH} < 2.0 \text{ V (2.4 V)}$$

$$V_{IL} > 0 \text{ V}$$

Calculations give non-standard resistor values. When choosing resistors off the shelf, avoiding a cutoff condition under worst case supply voltage should be considered.

Examples:

(200mV input swing)

For 50Ω controlled impedance lines R1 = 120Ω, R2 = 58Ω and R3 = 20Ω

For 100Ω controlled impedance lines R1 = 253Ω, R2 = 42Ω and R3 = 124Ω

For any other controlled impedance line the calculation of the resistive divider is done according to Eq. 1, Eq. 2 and Eq. 3.

Interfacing LVPECL to LVDS with unterminated transmission line

Unterminated lines can be used for very short interconnects. For details about recommended maximum unterminated line length, see ON Semiconductor's *High Performance ECL Data Book* (DL140/D), chapter 4 "System Interconnects".




Figure 8. Interfacing LVPECL to LVDS with Unterminated Transmission Lines

The resistive divider reduces the offset of the signal to be processed by LVDS.

For example, the following resistor values can be used for a 250mV V_{pp} swing around a 430 mV DC voltage:

$$R1 = 91\Omega$$

$$R2 = 46\Omega$$

Parallel termination to GND is possible with a impedance matching resistor pair (R1 + R2 = Z) using the Figure 8. Unfortunately this low impedance path causes a high output current. This will increase the device's power consumption. The increased die temperature has a negative impact on the statistic life time of the device.

Please Note: The maximum ratings of the output current must not be violated.

INTERFACING FROM LVDS TO LVPECL

The common mode range inputs of the low voltage ECL line receivers are specified wide enough to process LVDS signals.




Figure 9. Interfacing LVDS to LVPECL

This direct interface is possible for all LVELxx and EPxx devices with differential common mode range inputs, e.g., MC100LVEL17, MC100LVEL13, MC100LVEL14, MC100LVEL29, MC100LVEL39.

INTERFACING FROM PECL TO LVDS

Interfacing from PECL to LVDS using thevenin parallel termination

As described for LVPECL, to interface from PECL to LVDS a thevenin equation termination is used.

Near the receiver a +5V power supply connection is required.




Figure 10. Interfacing from PECL to LVDS Using Thevenin Equivalent Parallel Termination

$$R1 \parallel (R2 + R3) = Z \quad (\text{Eq. 4})$$

The DC termination level at A is $V_{CC} - 2V$. The DC level of B should be within the LVDS input common mode range.

$$R1/(R1 + R2 + R3) = 2 V/V_{CC} \quad (\text{Eq. 5})$$

$$R3/(R1 + R2 + R3) = V_{IL}/V_{CC} \quad (\text{Eq. 6})$$

The swing at the LVDS input (V_{ipp}) is decreased from V_{opp} dependent on R2 and R3 values:

$$V_{ipp} = R3/(R2 + R3) * V_{opp}$$

$$V_{IH} < 2.0 V (2.4 V)$$

$$V_{IL} > 0 V$$

Calculations give non-standard resistor values. When choosing resistors off the shelf, it should be considered to avoid a cutoff condition also under worst case condition.

If a 50Ω controlled impedance line is used the following resistor values are useful:

Examples:

$$Z = 50\Omega \quad R1 = 82\Omega \quad R2 = 100\Omega \quad R3 = 33\Omega$$

or

$$Z = 50\Omega \quad R1 = 82\Omega \quad R2 = 82\Omega \quad R3 = 47\Omega$$

For any other controlled impedance line the calculation of the resistive divider is done according to Eq. 4, Eq. 5 and Eq. 6.

Interfacing from PECL to LVDS with unterminated lines

As described in LVPECL interfacing unterminated lines can be used for very short interconnections.

E.g., the resistors can be $R1 = 330\Omega$, $R2 = 150\Omega$.




Figure 11. Interfacing from PECL to LVDS with Unterminated Lines

INTERFACING FROM LVDS TO PECL

To translate LVDS signals to PECL a differential LVE Lite device with extended common mode range inputs (e.g., MC100EL17) can be used to process and translate LVDS signals when supplied with $5V \pm 5\%$ supply voltage.




Figure 12. Interfacing from LVDS to PECL




Figure 13. Interfacing from Negative Supplied ECL to LVDS




Figure 14. Interfacing from LVDS to Negative Supplied ECL

INTERFACING BETWEEN NEGATIVE SUPPLIED ECL AND LVDS


ON Semiconductor has developed level translators to interface between the different ECL levels. The MC100LVEL90 translates from negative supplied ECL to LVPECL. The interface from LVPECL to LVDS inputs is done as described above. For $-4.5/-5.2V$ power supplies, the

MC100EL90 is used. For $-3.3V$ supplies, the MC100LVEL90 is used (Figure 13).

To interface from LVDS to negative supplied ECL the common mode range of the MC100LVEL91 for $-3.3V$ supply and the MC100EL91 for $-4.5/-5.2V$ supply is wide enough to process LVDS signals.

If a $+5V$ supply and a $V_{EE} = -5.2V \pm 5\%$ supply is available the MC10E1651 can be used.

Notes

ON Semiconductor and  are trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

PUBLICATION ORDERING INFORMATION

NORTH AMERICA Literature Fulfillment:

Literature Distribution Center for ON Semiconductor
P.O. Box 5163, Denver, Colorado 80217 USA
Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada
Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada
Email: ONlit@hibbertco.com
Fax Response Line: 303-675-2167 or 800-344-3810 Toll Free USA/Canada

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

EUROPE: LDC for ON Semiconductor – European Support

German Phone: (+1) 303-308-7140 (Mon-Fri 2:30pm to 7:00pm CET)
Email: ONlit-german@hibbertco.com

French Phone: (+1) 303-308-7141 (Mon-Fri 2:00pm to 7:00pm CET)
Email: ONlit-french@hibbertco.com

English Phone: (+1) 303-308-7142 (Mon-Fri 12:00pm to 5:00pm GMT)
Email: ONlit@hibbertco.com

EUROPEAN TOLL-FREE ACCESS*: 00-800-4422-3781

*Available from Germany, France, Italy, UK, Ireland

CENTRAL/SOUTH AMERICA:

Spanish Phone: 303-308-7143 (Mon-Fri 8:00am to 5:00pm MST)
Email: ONlit-spanish@hibbertco.com

ASIA/PACIFIC: LDC for ON Semiconductor – Asia Support

Phone: 303-675-2121 (Tue-Fri 9:00am to 1:00pm, Hong Kong Time)
Toll Free from Hong Kong & Singapore:
001-800-4422-3781
Email: ONlit-asia@hibbertco.com

JAPAN: ON Semiconductor, Japan Customer Focus Center

4-32-1 Nishi-Gotanda, Shinagawa-ku, Tokyo, Japan 141-0031
Phone: 81-3-5740-2700
Email: r14525@onsemi.com

ON Semiconductor Website: <http://onsemi.com>

For additional information, please contact your local Sales Representative.