


XL3 BOARD BLOCK VIEW



TRANSLATOR 2 (XL2) REGISTER DEFINITIONS

FIRST REGISTER GROUP - CRATE CONTROL

ALWAYS ENABLED - IRREGARDLESS OF STATE OF REG 0

REG 0 - SELECT REGISTER

- BITS 0..15 SELECT ANY (OR ALL) FECS 0..15
- BIT 16 SELECT TRIGGER CARD
- BIT 17 SELECT XL2 CARD

REG 1 - DATA AVAILABLE

- BITS 0..15 DATA AVAILABLE IN FEC 0..15
- BIT 16 DATA AVAILABLE IN TRIGGER CARD
- BIT 17 DATA AVAILABLE IN XL2 CARD
- BIT 30 REQUEST TO HALT BACKPLANE TRAFFIC
- BIT 31 REQUEST FLAG - OR OF BITS 0..17, 30

REG 2 - XL2 CSR

- BITS 0..4 GEOGRAPHIC CRATE ADDRESS, READ ONLY
- BIT 6 LIGHT 'HALT ACK' LIGHT
- BIT 7 CRATE RESET (OR'ED WITH SYSRESET)
- BITS 8..11 XILINX CONTROL AND LOADS
 - 8 = DONE_PROGK (R/W) (CF XILINX ACTIVE)
 - 9 = DATA IN (TO FEC XILINX) (R/W)
 - 10 = CONFIGURATION CLOCK (TO FEC XILINX) (R/W)
 - 11 = XILINX ACTIVE FLAG - HOLDS SELECT REGISTER STEADY (R/W)
- BITS 26..30 ERRORS, FROM XL2 LOGIC (TBD)
- BIT 31 ERROR FLAG

REG 3 - MASKS

- BITS 0..15 - MASK OFF DATA AVAILABLE FROM FECS 0..15

SECOND REGISTER GROUP - CLOCK, HVRELAYS, TEST

SECOND GROUP AND BEYOND REQUIRE CORRECT LOADING OF SELECT REGISTER (REG 0)

REG 4 - CLOCK CSR

- BIT 0 = SHIFT CLOCK IN FOR MEMORY CLOCK
- BIT 1 = DATA IN FOR MEMORY CLOCK
- BIT 2 = OUTPUT ENABLE FOR MEMORY CLOCK
- BIT 3 = SOFTWARE MEMORY CLOCK
- BIT 4 = SHIFT CLOCK IN FOR SEQUENCER CLOCK
- BIT 5 = DATA IN FOR SEQUENCER CLOCK
- BIT 6 = OUTPUT ENABLE FOR SEQUENCER CLOCK
- BIT 7 = SOFTWARE SEQUENCER CLOCK
- BIT 8 = SHIFT CLOCK IN FOR ADC CLOCK
- BIT 9 = DATA IN FOR ADC CLOCK
- BIT 10 = OUTPUT ENABLE FOR ADC CLOCK
- BIT 11 = SOFTWARE ADC CLOCK
- BIT 12 = SPARE
- BIT 13 = SPARE
- BIT 14 = SPARE
- BIT 15 = MASTER CLOCK ENABLE

REG 5 - HV RELAY CONTROL

- BIT 0 - RELAY CLOCK
- BIT 1 - RELAY DATA
- BIT 2 - RELAY RESET
- BIT 3 - RELAY DATA OUT
- BIT 4 - RELAY LOAD

REG 6 - XILINX USER CONTROL AND CHECK

- BITS<8..5> - CONTROL - ENABLE XILINX LOAD IF = 0101
- BITS<4..1> - ADDRESS LINE MODIFIERS (A<21..1B>)
 - A<21> = 1 AND A<20> = 0 FORCES XILINX LOAD MODE ON MB

REG 7 - GENERAL READ/WRITE/DISPLAY TEST REGISTER

- BITS<31..0> - DATA

THIRD REGISTER GROUP - HV CONTROL REGISTERS 8-11

REG 8 - HV CSR

- R/W BIT 0 SET HV SUPPLY A AC POWER ON
- R BIT 1 SPARE 1, SHOULD = 0
- R BIT 2 HV INTERLOCK (BACKPLANE) STATUS (1 = ALL BOARDS IN)
- R BITS 3..5 HV A ERROR CONDITIONS, TO BE DETERMINED
- R/W BITS 6..7 HV A CONTROL BITS, TO BE DETERMINED
- R/W BIT 16 SET HV SUPPLY B AC POWER ON
- R BIT 17 SPARE 17, SHOULD = 0
- R BITS 19..21 HV B ERROR CONDITIONS, TO BE DETERMINED
- R/W BITS 22..23 HV B CONTROL BITS, TO BE DETERMINED
- R BIT 31 ERROR FLAG

REG 9 - HV SETPOINTS


- BITS 0..11 HV A SET POINT (LSB = 1/4096TH OF FSR)
- BITS 16..27 HV B SET POINT (LSB = 1/4096TH OF FSR)


REG 10 - HV VOLTAGE READBACK

- BITS 0..11 HV A VOLTAGE (LSB = 1/4096 OF FSR)
- BITS 16..27 HV B VOLTAGE



REG 11 - HV CURRENT READBACK

- BITS 0..11 HV A CURRENT (LSB = 1/4096 OF FSR)
- BITS 16..27 HV B CURRENT

		UNIVERSITY OF PENNSYLVANIA HIGH ENERGY PHYSICS	
TITLE: XL2A		ABBREV=XL2A	
UME EXTENDER SYSTEM		LAST_MODIFIED=Tue Sep 21 13:49:14 2010	
ENGINEER: RVB		PAGE: 2 OF 17	




XILINX INTERFACE



UNIVERSITY OF PENNSYLVANIA HIGH ENERGY PHYSICS			
TITLE: CLOCK		DATE:	
CLOCK	LAST_MODIFIED=Thu Dec 16	15:10:26 2010	
ENGINEER: RUB		PAGE: 12 OF 17	

SB BUS INTERFACEA



TRANCONN PAGE 1


SNOBUS PIN ARRANGEMENT - TRANSLATOR STATION

REVISED VERSION WITH:
NO MORE THAN 4 BUS LINES PER ROW
UMB ON C4, CS PINS
SEPARATE ROWS FOR UP24, UM24
ADJUSTED TO ALLOW FOR PADDLE CARD ORIENTATION
CORRECTED UPB PIN IN C ROW

CONN165

TRANSLATOR VIEW
TRANSLATOR TERMINATES THE TRIGGER AND TIMING BUSES
TRANSLATOR DOES HAVE 17 SELECT LINES
NAMING: TOP SIGNALS END IN T, BOTTOM IN B
SB PREFIX = SNOBUS - BACKPLANE SIGNALS

HIGH/LOW TRUE FINAL OR PENULTIMATE H OR L



CONTY1 AND CONTY2 ARE CONNECTOR CONTINUITY TEST PINS

THREE CLOCK VERSION -



SBCLKAD FOR ADCS
SBCLKSO FOR SEQUENCER
SBCLKMEM FOR MEMORY

POWER IS:
+24V, -24V - ADCS, SOME OP AMPS/DACS, REFERENCES, TRIGGER
+B FOR BIPOLAR, DACS, -B FOR DACS
+S FOR CMOS AND GENERAL LOGIC
-S, 2 FOR ECL AND BIPOLAR

REFERENCES ARE:
UTRIGREF FOR CURRENT SUM BASE REFERENCES
UGTLREF FOR GTL TRANSCIEVER TERMINATIONS


DRAWING		UNIVERSITY OF PENNSYLVANIA HIGH ENERGY PHYSICS	
TITLE: TRANCONN		DATE: 16 15:10:27 2010	
ENGINEER: RVB		ABBREV=TRANCONN	
PAGE: 15 OF 17			


TRANSLATOR J3 CONNECTOR




UNIVERSITY OF PENNSYLVANIA
HIGH ENERGY PHYSICS

TITLE: TRANCONN		DATE: 15:10:27 2010
ENGINEER: RUB		PAGE: 16 OF 17



	UNIVERSITY OF PENNSYLVANIA HIGH ENERGY PHYSICS	
	TITLE: TRANCONN	DATE: 13: 47: 20 2010
	ENGINEER: RUB	PAGE: 17 OF 17

REGULATORS



PIN NAMES

V08P \I
V33P \I
VGTTERM \I

LAST_MODIFIED=Thu Dec 16 15:10:28 2010

U PENN
HIGH ENERGY PHYSICS

24

GND \G

REPLICATE


FOUR OF THESE TESTPOINTS ARE 109 VME ASSEMBLY HOLES

24

REPLICATE

TITLE: REGULATORS REGULATORS		DATE:
ENGINEER: RVB, PW		PAGE: 17A OF 17

XL3 REGISTERS



COMPONENTS:

- U17: 74VHC00 (Hex Inverter)
- U21: 74VHC02 (Hex Inverter with Tri-state Output)
- U2: 74VHC273 (D-Type Flip-Flop)
- U168: T150 (Diode)
- U167: T151 (Diode)
- U166: T152 (Diode)
- U169: T153 (Diode)


TEST POINTS: TP49, TP56, TP44

PCB LAYOUT: The layout shows the physical placement of components on a PCB. The components are labeled with their part numbers and pin numbers. The layout includes a 16-bit data bus (MASKED_DAV<16..1>) and a 16-bit test bus (TEST<15..0>). The layout also shows the power supply (VCC) and ground (GND) connections.

DRAWING INFORMATION:

DRAWING		UNIVERSITY OF PENNSYLVANIA HIGH ENERGY PHYSICS	
TITLE:	SELECT REGISTER	DATE:	16 15:10:30 2010
ENGINEER:	RVB	PAGE:	3 OF 17

RELAY XILINX<LOAD> TEST REGISTERS



REG 5 - HV RELAY CONTROL

- BIT 0 - RELAY CLOCK
- BIT 1 - RELAY DATA
- BIT 2 - RELAY RESET
- BIT 3 - RELAY DATA OUT
- BIT 4 - RELAY LOAD
- BIT 5 - RELAY RESET


REG 6 - XILINX USER CONTROL AND CHECK

- BITS<B..5> - CONTROL - ENABLE XILINX LOAD IF = 0101
- BITS<4..1> - ADDRESS LINE MODIFIERS (A<21..1B>)
- A<21> = 1 AND A<20> = 0 FORCES XILINX LOAD MODE ON MB


REG 7 - GENERAL READ/WRITE/DISPLAY TEST REGISTER

- BITS<31..0> - DATA
- USE ONE BIT FOR EXTERNAL PULSER.


REPLACED ALL WRITE STROBES WITH INVERTED TO MATCH CLOCK REG STROBE ASSERTION

	UNIVERSITY OF PENNSYLVANIA HIGH ENERGY PHYSICS	
	TITLE: RL_XL_TST_REGS	DATE: 30 2010
	ENGINEER: RVB	PAGE: 1
	RLXTSTREG LAST_MODIFIED=Thu Dec 16 15:10:30 2010	


REGISTER 4 – CLOCK




SOIC





CONTROL AND STATUS REGISTER



DRAWING 		UNIVERSITY OF PENNSYLVANIA HIGH ENERGY PHYSICS	
TITLE: CSR_REG VME EXTENDER SYSTEM	ABBREV= CSR_REG LAST_MODIFIED=Thu Dec	DATE: 16 15:10:32 2010	
ENGINEER: RVB, PW			PAGE: 6 OF 17

[illegible]

HV CONTROL AND READBACK - MODS TO V2.0




UNIVERSITY OF PENNSYLVANIA HIGH ENERGY PHYSICS	
TITLE: HV CONTROL AND READBACK	DATE:
ENGINEER:	PAGE:

GLASSMAN MODEL MR CONNECTIONS AND SCALING


DG409 TO ALLOW 0--> +10V SWING ON INPUT

0->10 DIVIDED DOWN TO 0->5



TITLE: HUCONTROL		DATE:
HUCONTROL	LAST_MODIFIED=Thu Dec 16	15:10:34 2010
ENGINEER: RUB, PW		PAGE: 13B OF

XL3 LOGIC AND ADDRESS DECODING



UNIVERSITY OF PENNSYLVANIA HIGH ENERGY PHYSICS			
TITLE: CLOCK		DATE:	
CLOCK	LAST_MODIFIED=Thu Dec 16	15:10:34 2010	
ENGINEER: RUB		PAGE: 12 OF 17	

