


XL3 BOARD BLOCK VIEW




	8	7	6	5	4	.3	2	1	
		TRANSLATOR 2 (XL2) REGISTER DEFINITIONS							
D	FIRST REGISTER GROUP - CRATE CONTROL				REG 5 - HU RELAY CONTROL				
	FIRST REGISTER GROUP - CRATE CONTROL				BIT Ø - RELAY CLOCK				D
	ALWAYS ENABLED - IRREGARDLESS OF STATE OF REG Ø				BIT 1 - RELAY DATA				
	REG Ø - SELECT REGISTER				BIT 2 - RELAY RESET				
	BITS 015 SELECT ANY (OR ALL) FECS 015				BIT 3 - RELAY DATA OUT				
	BIT 16 SELECT TRIGGER CARD				BIT 4 - RELAY LOAD				
	BIT 17 SELECT XL2 CARD								
	REG 1 - DATA AVAILABLE				REG 6 - XILINX UBER CONTROL AND CHECK				
	BITS Ø15 DATA AVAILABLE IN FEC Ø15				BITS(B5) - CONTROL - ENABLE XILINX LOAD IF = 0101				
	BIT 16 DATA AVAILABLE IN TRIGGER CARD				BITS<41> - ADDRESS LINE MODIFIERS (A<211\$>)				
	BIT 17 DATA AVAILABLE IN XL2 CARD				A(21) = 1 AND A(20) = 0 FORCES XILINX LOAD MODE ON MB				
	BIT 30 REQUEST TO HALT BACKPLANE TRAFFIC								
С	BIT 31 REQUEST FLAG - OR OF BITS 017, 30				REG 7 - GENERAL READ/WRITE/DISPLAY TEST REGISTER				
	REG 2 - XL2 CSR				BITS<310> - DATA				
	BITS 04 GEOGRAPHIC CRATE ADDRESS, READ ONLY				TURB RESTATED COALD AND RESTATED TO THE				
	BIT 5 CRAIS PESSE (ARVER WITH EXCRESS)				THIRD REGISTER GROUP - HV CONTROL REGISTERS 8-11				
	BIT 7 CRATE RESET (OR'ED WITH SYSRESET) BITS B. 11 XLINX CONTROL AND LOADS B = DONE_PROG* (R/W) (CF XILINX ACTIVE) 9 = DATA IN (TO FEC XILINX) (R/W) 10 = CONFIGURATION CLOCK (TO FEC XILINX) (R/W) 11 = XILINX ACTIVE FLAG - HOLDS SELECT REGISTER STEADY (R/W)				550.0	. 600			
Ш					REG B — HV CSR R/W BIT Ø SET HV SUPPLY A AC POWER ON				\vdash
				CTEODY AD ALL					
				SIEHUY (R/W)	R BIT 1 SPARE 1, SHOULD = 0				
	BITS 2630 ERRORS, FROM XL2 LOGIC (TBD)				R BIT 2 HV INTERLOCK (BACKPLANE) STATUS (1 = ALL BOARDS IN) R BITS 35 HV A ERROR CONDITIONS, TO BE DETERMINED				
	BIT 31 ERROR FLAG				R/W BITS 67 HV A CONTROL BITS, TO BE DETERMINED				
	REG 3 - MASKS			_	R/W BIT 16 SET HV SUPPLY B AC POWER ON				
В	BITS Ø15 - MASK OFF DATA AVAILABLE FROM FECS Ø15			0	R/W BIT 16 SET HO SUPPLY B HC POWER ON R BIT 17 SPARE 17, SHOULD = Ø				В
	SECOND REGISTER GROUP - CLOCK, HURELAYS, TEST				R BIT 17 SPAKE 17, SHOULD = 0 R BITS 1921 HV B ERROR CONDITIONS, TO BE DETERMINED				
	SECOND GROUP AND BEYOND REQUIRE CORRECT LOADING OF SELECT REGISTER (REG Ø)			STER (REG Ø)	R BITS 1921 NO B ERROR CONDITIONS, TO BE DETERMINED R/W BITS 2223 NV B CONTROL BITS, TO BE DETERMINED				
	REG 4 - CLOCK CSR				R BIT 31 ERROR FLAG				
	BIT 0 = SHIFT CLOCK IN FOR MEMORY CLOCK				R BI 31 ERROR FLHG				
Ш	BIT 1 = DATA IN FOR MEMORY CLOCK				REG 9 - HV SETPOINTS				
	BIT 1 = DHIM IN FOR MEMORY CLOCK BIT 2 = OUTPUT ENABLE FOR MEMORY CLOCK				BITS 011 HV A SET POINT (LSB = 1/4096TH OF FSR)				
	BIT 3 = SOFTWARE MEMORY CLOCK				BITS 1627 HV B SET POINT (LSB = $1/4096$ TH OF FSR)				
	BIT 4 = SHIFT CLOCK IN FOR SEQUENCER CLOCK				REG 10 - HV VOLTAGE READBACK				
	BIT 5 = DATA IN FOR SEQUENCER CLOCK				BITS Ø11 HV A VOLTAGE (LSB = 1/4096 OF FSR)				
	BIT 6 = OUTPUT ENABLE FOR SEQUENCER CLOCK				BITS 1627 HV B VOLTAGE				
	BIT 7 = SOFTWARE SEQUENCER CLOCK								
+	BIT B = SHIFT CLOCK IN FOR ADC CLOCK				REG 11 - HV CURRENT READBACK				
	BIT 9 = DATA IN FOR ADC CLOCK				BITS Ø11 HV A CURRENT (LSB = 1/4096 OF FSR)				
	BIT 10 = OUTPUT ENABLE FOR ADC CLOCK BIT 11 = SOFTWARE ADC CLOCK BIT 12 = SPARE BIT 13 = SPARE BIT 14 = SPARE BIT 15 = MASTER CLOCK ENABLE				BITS 1627 HV B CURRENT				
					UNIVERSITY OF PENNSYLVANIA				
					HIGH ENERGY PHYSICS				
					TITLE: ABBREU=XL2A DATE: XL2A VME EXTENDER SYSTEM LAST_MODIFIED=Tue Sep 21 13:49:14 2010				\neg
									:010
					ENGINEER: PA			PAGE:	\dashv
l L			T			·	RVB	2 01 17	
1	8	7	6	5	4	.3	2	1	




XILINX INTERFACE





SB BUS INTERFACEA




TRANCONN PAGE 1












XL3 REGISTERS




DATA AVAILABLE AND MASK REGISTER




RELAY XILINX(LOAD) TEST REGISTERS




REGISTER 4 - CLOCK




VOLTAGE AND TEMPERATURE MONITOR



CONTROL AND STATUS REGISTER



XL3 LOGIC AND ADDRESS DECODING




CONTROL AND READBACK - MODS TO V2.0 8 SOIC MOD LIST #13 CHANGE VP15 TO V15P MOD LIST #17 ADD VOLTAGE DIVIDERS TO I/V READBACKS REG B HV CSR ui∌EG 9 HV SETPOINTS U119 SOIC UCC \G_ U1,3,3 1285CAT 1N914SZ 1266 1282 MAX507B <u>D<31..</u>Ø> ∖I 1272 D(Ø) \I 12 DPR 0 <u>18 D<∅> ∖</u>I #U160 D(16) \I 2 DPR o HCT74 12 D< 16> \I. WRITE8* 11 INTRLCKOUT U14,3 HCT74 READ8* WRITE8* INTRLCKIN XI V15Ra\G U14,3 READB* SO: HVCSR(Ø)13 นุเ 19 SNO_RESET* HVCSR(116) SONO_RESET* \I AC ON HY SUPPLY B 1245 I 267 U1,3,3 3 1271 HVA_ERR(2) ADD +5U OR +10U HVB_ERR(3) 1244 1269 HUCSR(17,2,1) HVA_ERR41> RANGE TO DAC OUTS U144 READB* SOIC HUB_ERR(2) TEST POINTS FOR SPARE HU BITS USPARE171 A TP149 GND G I 28888893 D(21/1/49) /I READ8* 1 SOIC HUB_ERRAI> 151 1270 READ8 SMDØBØS BØG HVA_SET U144 VOUT 9D<31> \I 1268 12861287 D(6, 7, 22, 23) HCT175 11159 WRITE8* READE D<31..Ø> ∖I GND 1 GND 3 HUCNTRL (4...1) GND \ 16 GND G VSS REFOUT GND V GND : NOTE THAT NO ACTUAL ERROR BITS ARE GENERATED BY THE HV SUPPLIES SNO_RESET* \ ADCBUS<11..0> HCT 374 REG 10 & 11 - HU READBACK TP157 U138 1281 READ11BAR TP156+10V FS ADC_INPUT_ CSMD**@8185**0805 HVB_ERR(3 1279 1280 C\$MD0**668**D0805 WRITE9BAR HCT 374 SNOBRESET* \I HUCNTRL (4,3) 21 CS*
ND \G 20 CRD*
19 CONUST* BUSY*
VCC \G 18 SHDN* U158 ¥ \$ 2 CSMDØ8Ø5 \$ @SMD0805 \$ 1297 16 10UF AND 2. 2UF ARE TANTALUM U55 SOIC I309 READ11BAR GND \G HCT 374 MOD LIST #14 ADD 22+0.1UF TO VREF CLOCK4 \I HCT123 HCT123 MULTI VIB 0 JUMPER FOR 1/N нстее MULTI JUMPER FOR
TRIDERANCE
HCT393 TP196
BINARY CTRTP194
IBM 199
03 199
01 1199
01 1199
01 1199 DACBAR THE READS READ10BAR U154 U154 GATED_HVSEL \IW GND A(4) \I U146 G HCT374 GND \G FREADS 12-do cp MOD WRITEB -> WRITEB*, NOT IN MOD LIST, SEE LOG BOOK 4/25/96 MOD LIST #15 GET LSB RIGHT ON 139 UNIVERSITY OF PENNSYLVANIA HIGH ENERGY PHYSICS SNO_RESET*1 DATE: TITLE: HU CONTROL AND READBACK U1 46 G2 SNO_RESET IS NOW ACTIVE LOW SIGNAL ENGINEER: PAGE:

5

8

HU CONTROL AND READBACK - MODS TO V2.0



XL3 LOGIC AND ADDRESS DECODING

