

# Model 658

# CLOCK, HIGH FREQUENCY MULTIPLIER

#### **FEATURES**


- Standard 7x5mm Surface Mount Footprint
- LVCMOS, Differential LVPECL or LVDS Outputs
- Frequency Range 38 750 MHz
- Frequency Stability, ±50 ppm Standard (± 25 ppm and ± 100 ppm available)
- +2.5Vdc or +3.3Vdc Operation
- Operating Temperature to -40°C to +85°C
- Output Enable Standard
- Low Phase Jitter, PLL Multiplier
- Tape & Reel Packaging
- RoHS/Green Compliant

#### **DESCRIPTION**

The Model 658 is a ceramic packaged Clock oscillator offering reduced size and enhanced stability. The small size means it is perfect for any application. The enhanced stability means it is the perfect choice for today's communications applications that require tight frequency control.



## ORDERING INFORMATION



Example Part Number: 658P3C3155M5200



# **ELECTRICAL CHARACTERISTICS**


	PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNIT
Su	Maximum Supply Voltage	V <sub>cc</sub>	-	-0.5	-	7.0	V
	Storage Temperature	T <sub>STG</sub>	_	-55		125	°C
	Frequency Range	1516		33		123	C
	LVCMOS	fo	_	50	_	250	MHz
	LVPECL and LVDS	10		38	_	750	11112
Σ	Frequency Stability			30		25, 50 or	
olute	(See Note 1 and Ordering Information)	$\Delta f/f_{O}$	-	-	-	100	± ppm
psc	Operating Temperature						
A	Commercial	$T_A$	-	0	25	70	°C
	Industrial			-40	25	85	
	Supply Voltage (See Ordering Information)	V <sub>cc</sub>	± 5 %	2.38 3.14	2.5 3.3	2.63 3.47	٧
	Supply Current		Maximum Load	3.17	5.5	3.47	
	Зарріу Сапені		< 160 MHz		_	40	
	LVCMOS		≥ 160 MHz	-	-	50	
	LV (DEC)	$I_{CC}$	< 160 MHz	-	_	75	mA
	LVPECL		≥ 160 MHz	-	-	100	
	LVDS		< 160 MHz	-	-	60	
	_		≥ 160 MHz	-	-	80	
	Start Up Time	T <sub>S</sub>	Application of V <sub>CC</sub>	-	-	10	ms
	Phase Jitter	tjms	Bandwidth 12 kHz - 20 MHz	-	3.5	5	ps RMS
	Enable Function						
	Enable Input Voltage	$V_{IH}$	Pin 1 or Pin 2 Logic '1', Output Enabled	0.7*V <sub>CC</sub>	-	-	V
Electrical and Waveform Parameters	Disable Input Voltage	$V_{IL}$	Pin 1 or Pin 2 Logic '0', Output Disabled	-	-	0.3*V <sub>CC</sub>	
	Disable Current	$I_{IL}$	Pin 1 or Pin 2 Logic '1' , Output Disabled	-	-	20	uA
au	Enable Time	$T_{PLZ}$	Pin 1 or Pin 2 Logic '1'	-	5	10	ms
ara	LVCMOS WAVEFORM						
E	Output Load	$C_L$		-	-	15	pF
for	Output Duty Cycle	SYM	@ 50% Level	45	-	55	%
ave	Output Voltage Levels						
Š	Logic '1' Level	$V_{OH}$	CMOS Load	$90\%V_{CC}$	-	-	V
and	Logic '0' Level	$V_{OL}$	CMOS Load	-	-	10%V <sub>CC</sub>	
ä	Rise and Fall Time	T <sub>R</sub> , T <sub>F</sub>	@ 20% - 80% Levels	-	2	5.0	ns
tric	LVPECL WAVEFORM						
Elec	Output Load	$R_L$	-	-	50	-	Ohms
	Output Duty Cycle	SYM	@ V <sub>cc</sub> - 1.3V	45	-	55	%
	Output Voltage Levels						
	Logic '1' Level	$V_{OH}$	PECL Load	V <sub>CC</sub> - 1.025V	-	-	V
	Logic '0' Level	$V_{OL}$	PECL Load	-	-	V <sub>CC</sub> - 1.62V	
	Rise and Fall Time	T <sub>R</sub> , T <sub>F</sub>	@ 20% - 80% Levels		0.4	1.0	ns
	LVDS WAVEFORM						
	Output Load	$R_L$	-	-	100	-	Ohms
	Output Duty Cycle	SYM	@ 1.25V	45	-	55	%
	Differential Voltage	$V_{\text{OD}}$	RL = 100 Ohms	250	350	450	mV
	Output Voltage Levels						
	Logic '1' Level	$V_{OH}$	LVDS Load	-	-	1.6	V
	Logic '0' Level	$V_{OL}$	LVDS Load	0.9	-	_	
	Rise and Fall Time	T <sub>R</sub> , T <sub>F</sub>	@ 20% - 80% Levels	-	0.4	1.0	ns

Notes


<sup>1.</sup> Inclusive of initial tolerance at time of shipment, changes in supply voltage, load, temperature and 10 year aging at an average operating temperature of +40 °C.




#### CMOS/TTL OUTPUT WAVEFORM




### **TEST CIRCUIT, CMOS LOAD**



#### PECL/LVDS OUTPUT WAVEFORM




#### **TEST CIRCUIT, PECL LOAD**



#### **D.U.T. PIN ASSIGNMENTS**

PIN	SYMBOL	DESCRIPTION
1	EOH / NC	Enable or No Connect
2	NC / EOH	No Connect or Enable
3	GND	Circuit & Package Ground
4	Output	RF Output
5	Output / NC	Complimentary RF Output (PECL and LVDS Only)
6	Vcc	Supply Voltage

**TEST CIRCUIT, LVDS LOAD** 




#### **ENABLE TRUTH TABLE**

PIN 1 or 2	PIN 4 / PIN 5		
Logic '1'	Output		
Open	Output		
Logic '0'	High Imp.		



#### MECHANICAL SPECIFICATIONS

#### PACKAGE DRAWING




#### MARKING INFORMATION

- \*\* Manufacturing Site Code.
- 2. YYWW Date code, YY year, WW week.
- 3. Truncated CTS part number.
- 4. XXXMXXXX Frequency marked with 4 significant digits after the 'M'.


#### **NOTES**

- Termination pads (e4), barrier-plating is nickel (Ni) with gold (Au) flash plate.
- 2. Reflow conditions per JEDEC J-STD-020.

#### SUGGESTED SOLDER PAD GEOMETRY




#### SUGGESTED REFLOW PROFILE





### TAPE AND REEL INFORMATION



Device quantity is 1,000 pieces per 180mm reel.

#### **ENVIRONMENTAL SPECIFICATIONS**

Temperature Cycle: 400 cycles from -55°C to +125°C, 10 minute dwell at each temperature, 1

minute transfer time between temperatures.

Mechanical Shock: 1,500g's, 0.5mS duration, ½ sinewave, 3 shocks each direction along 3

mutually perpendicular planes (18 total shocks).

Sinusoidal Vibration: 0.06 inches double amplitude, 10 to 55 Hz and 20g's, 55 to 2,000 Hz, 3 cycles

each in 3 mutually perpendicular planes (9 times total).

Gross Leak: No leak shall appear while immersed in an FC40 or equivalent liquid at

+125°C for 20 seconds.

Fine Leak: Mass spectrometer leak rates less than 2x10<sup>-8</sup> ATM cc/sec air equivalent.

Resistance to Solder Heat: Product must survive 3 reflows of +260°C peak, 10 seconds maximum.

High Temperature Operating Bias: 2,000 hours at +125°C, maximum bias, disregarding frequency shift.

Frequency Aging: 1,000 hours at +85°C, full bias, less than ±5 ppm shift.

Moisture Sensitivity Level: Level 1 per JEDEC J-STD-020.

### **QUALITY AND RELIABILITY**

Quality systems meet or exceed the requirements of ISO 9000:2000 standards.