

ISE Project Navigator (P.20131013) - C:\Xilinx\codes\finalProject\finalProject.xise - [add (RTL1)]

File Edit View Project Source Process Tools Window Layout Help

Design

View: Implementation Simulation

Hierarchy

- MIPS\_top\_module (MIPS\_top\_modu
  - pc - PC (PC.v)
  - add\_1 - incrementer (incremente
    - Add - add (add.v)
  - mux1 - mux\_2to1 (mux\_2to1.v)
  - ins\_mem - instruction\_memory
  - sign\_extend - sign\_extend (sign\_
  - alu\_control - ALU\_control (ALU\_
  - mux2 - mux\_2to1 (mux\_2to1.v)
  - registers - register\_bank (register
  - mux3 - mux\_2to1 (mux\_2to1.v)

No Processes Running

Processes: Add - add

- Design Summary/Reports
- Design Utilities
- User Constraints
- Synthesize - XST
  - View RTL Schematic
  - View Technology Schematic
  - Check Syntax
  - Generate Post-Synthesis Simul...
- Implement Design
  - Generate Programming File
  - Configure Target Device
  - Analyze Design Using ChipScope

Libraries

Source Libraries

- work

View by Category

Design Objects of Top Level Block

Instances

- add

Pins

Signals

Name

Value

Properties: (No Selection)

add

in1(31:0)

in2(31:0)

out(31:0)

add

add.v

add\_TB.v

add (RTL1)

Console Errors Warnings Find in Files Results View by Category

[396,388]

ENG

2:00 PM

7/23/2020

ISE Project Navigator (P.20131013) - C:\Xilinx\codes\finalProject\finalProject.xise - [add (RTL1)]

File Edit View Project Source Process Tools Window Layout Help

Design

View: Implementation Simulation

Hierarchy

- MIPS\_top\_module (MIPS\_top\_modu
  - pc - PC (PC.v)
  - add\_1 - incrementer (incremente
  - Add - add (add.v)
  - mux1 - mux\_2to1 (mux\_2to1.v)
  - ins\_mem - instruction\_memory
  - sign\_extend - sign\_extend (sign\_
  - alu\_control - ALU\_control (ALU\_
  - mux2 - mux\_2to1 (mux\_2to1.v)
  - registers - register\_bank (register
  - mux3 - mux\_2to1 (mux\_2to1.v)

No Processes Running

Processes: Add - add

- Design Summary/Reports
- Design Utilities
- User Constraints
- Synthesize - XST
  - View RTL Schematic
  - View Technology Schematic
  - Check Syntax
  - Generate Post-Synthesis Simul...
- Implement Design
  - Generate Programming File
  - Configure Target Device
  - Analyze Design Using ChipScope

Libraries

Source Libraries

- work

View by Category

Design Objects of Top Level Block

Instances

- add

Pins

- add

Signals

- add

Properties: (No Selection)

Name	Value
------	-------

Console Errors Warnings Find in Files Results View by Category

Set view such that the entire contents is visible [128,4]

add:1

Madd\_out1

in1(31:0) DataA(31:0) Result(31:0) out(31:0)

in2(31:0) DataB(31:0)

Madd\_out1

add

add.v add\_TB.v add (RTL1)

ENG 2:00 PM 7/23/2020