
ISE Project Navigator (P.20131013) - C:\Xilinx\codes\finalProject\finalProject.xise - [data_memory (RTL1)]
File Edit View Project Source Process Tools Window Layout Help
Design
View: Implementation Simulation
Hierarchy
Add - add (add.v)
mux1 - mux_2to1 (mux_2to1.v)
ins_mem - instruction_memory
sign_extend - sign_extend (sign_
alu_control - ALU_control (ALU_
mux2 - mux_2to1 (mux_2to1.v)
registers - register_bank (register
mux3 - mux_2to1 (mux_2to1.v)
alu - ALU (ALU.v)
control - Control (Control.v)
data_mem - data_memory (d
No Processes Running
Processes: data_mem - data_memory
Design Summary/Reports
Design Utilities
User Constraints
Synthesize - XST
View RTL Schematic
View Technology Schematic
Check Syntax
Generate Post-Synthesis Simul...
Implement Design
Generate Programming File
Configure Target Device
Analyze Design Using ChipScope
Libraries
Source Libraries
work
data_memory
address(6:0)
writeData(31:0)
clk
memRead
memWrite
readData(31:0)
data_memory
data_memory.v
data_memory_TB.v
data_memory (RTL1)
View by Category
Design Objects of Top Level Block
Properties: (No Selection)
Instances
data_memory
Pins
Signals
Name
Value
Console
Errors
Warnings
Find in Files Results
View by Category
[332,648]
ENG
11:17 AM
7/23/2020


ISE Project Navigator (P.20131013) - C:\Xilinx\codes\finalProject\finalProject.xise - [data_memory (RTL1)]
File Edit View Project Source Process Tools Window Layout Help
Design
View: Implementation Simulation
Hierarchy
Add - add (add.v)
mux1 - mux_2to1 (mux_2to1.v)
ins_mem - instruction_memory
sign_extend - sign_extend (sign_
alu_control - ALU_control (ALU_
mux2 - mux_2to1 (mux_2to1.v)
registers - register_bank (register
mux3 - mux_2to1 (mux_2to1.v)
alu - ALU (ALU.v)
control - Control (Control.v)
data_mem - data_memory (d
No Processes Running
Processes: data_mem - data_memory
Design Summary/Reports
Design Utilities
User Constraints
Synthesize - XST
View RTL Schematic
View Technology Schematic
Check Syntax
Generate Post-Synthesis Simul...
Implement Design
Generate Programming File
Configure Target Device
Analyze Design Using ChipScope
Libraries
Source Libraries
work
data_memory:1
and2b2
_n00181
Mmux__n00231
Mmux__n00231
Mram_mem1
Mram_mem1
Mmux_readData[31]_writeData[31]_mux_6_OUT1
Mmux_readData[31]_writeData[31]_mux_6_OUT1
tde
or2
_n00221
and2
memWrite_memRead_AND_1_o1
inv
_n0021_inv1
or2
_n00191
and2b1
_n00211
data_memory
data_memory.v
data_memory_TB.v
data_memory (RTL1)
View by Category
Design Objects of Top Level Block
Instances
data_memory
Pins
data_memory
Signals
data_memory
Properties of Instance: data_memory
Name
Value
Type
data_memory:1
Part
xc6slx9-3-tqg144
Console
Errors
Warnings
Find in Files Results
View by Category
[1940,2328]
ENG
11:17 AM
7/23/2020