
# به نام خدا

: Q1-1 -

این بخش به درستی سنتز شد: (warning اش مهم نبود)



### : synthesis report اطلاعات

```
* HDL Synthesis *
```

Synthesizing Unit <pCounter>.

Related source file is "C:\Xilinx\codes\ $p3\Q1_1.v$ ".

p = 8'b00001010

Found 8-bit register for signal <cnt\_out>.

Found 1-bit register for signal <out>.

Found 8-bit adder for signal <cnt\_out[7]\_GND\_1\_o\_add\_4\_OUT> created at line 42. Summary:

inferred 1 Adder/Subtractor(s).

inferred 9 D-type flip-flop(s).

Unit <pCounter> synthesized.

HDL Synthesis Report
Macro Statistics
# Adders/Subtractors : 1
8-bit adder : 1
# Registers : 2
1-bit register : 1
8-bit register : 1
o bit register . 1
* Advanced HDL Synthesis *
Synthesizing (advanced) Unit <pcounter>. The following registers are absorbed into counter <cnt_out>: 1 register on signal <cnt_out>.</cnt_out></cnt_out></pcounter>
Unit <pcounter> synthesized (advanced).</pcounter>
em q eomists symmester (un univers).
Advanced HDL Synthesis Report
Macro Statistics
# Counters : 1
8-bit up counter : 1
# Registers : 1
Flip-Flops : 1
Design Summary * *
Top Level Output File Name : pCounter.ngc
Primitive and Black Box Usage:
BELS : 14 #
GND : 1 #
INV : 1 #
LUT1 : 3 #
LUT4 :1 #
MUXCY : 3 #
VCC : 1 #
XORCY : 4 #
FlipFlops/Latches : 5 #
FD : 1 #
FDR : 4 #

Clock Buffers

: 1#

BUFGP : 1 # IO Buffers : 9 # OBUF : 9 #
Device utilization summary:
Selected Device: 6slx16csg324-3
Slice Logic Utilization:  Number of Slice Registers:  Number of Slice LUTs:  Number used as Logic:  5 out of 18224 0%  5 out of 9112 0%  Sout of 9112 0%
Slice Logic Distribution:  Number of LUT Flip Flop pairs used: 10  Number with an unused Flip Flop: 5 out of 10 50%  Number with an unused LUT: 5 out of 10 50%  Number of fully used LUT-FF pairs: 0 out of 10 0%  Number of unique control sets: 2
IO Utilization: Number of IOs: Number of bonded IOBs:  10 out of 232 4%
Specific Feature Utilization:  Number of BUFG/BUFGCTRLs: 1 out of 16 6%
Partition Resource Summary:
No Partitions were found in this design.
Timing Report
NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE. FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT GENERATED AFTER PLACE-and-ROUTE.
Clock Information:
Clock Signal   Clock buffer(FF name)   Load

```
clk
                      BUFGP
                                         | 5 |
Asynchronous Control Signals Information:
No asynchronous control signals found in this design
Timing Summary:
Speed Grade: -3
Minimum period: 2.692ns (Maximum Frequency: 371.437MHz)
Minimum input arrival time before clock: No path found
Maximum output required time after clock: 3.668ns
Maximum combinational path delay: No path found
Timing Details:
All values displayed in nanoseconds (ns)
Timing constraint: Default period analysis for Clock 'clk'
Clock period: 2.692ns (frequency: 371.437MHz)
Total number of paths / destination ports: 30 / 9
Delay:
              2.692ns (Levels of Logic = 1)
Source:
              cnt_out_3 (FF)
Destination:
               cnt out 0 (FF)
Source Clock:
                clk rising
Destination Clock: clk rising
Data Path: cnt_out_3 to cnt_out_0
Gate Net
              fanout Delay Delay Logical Name (Net Name)
Cell:in->out
                  3 0.447 0.898 cnt_out_3 (cnt_out_3)
FDR:C->Q
                  5 0.203 0.714 cnt_out[7]_GND_1_o_equal_2_o<7>1
LUT4:I0->O
(cnt out[7] GND 1 o equal 2 o)
FDR:R
                  0.430
                              cnt_out_0
Total
                 2.692ns (1.080ns logic, 1.612ns route)
logic, 59.9% route) 40.1%)
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
Total number of paths / destination ports: 5 / 5
Offset:
              3.668ns (Levels of Logic = 1)
Source:
              cnt out 3 (FF)
Destination:
               cnt_out < 3 > (PAD)
```


Source Clock:

clk rising


Data Path: cnt_out_3 to cnt_out<3> Gate Net
Cell:in->out fanout Delay Delay Logical Name (Net Name)
FDR:C->Q 3 0.447 0.650 cnt_out_3 (cnt_out_3) OBUF:I->O 2.571 cnt_out_3_OBUF (cnt_out<3>)
Total 3.668ns (3.018ns logic, 0.650ns route) logic, 17.7% route) 82.3½)
Cross Clock Domains Report:
Clock to Setup on destination clock clk
Src:Rise  Src:Fall  Src:Rise  Src:Fall    Source Clock    Dest:Rise  Dest:Rise  Dest:Fall    +
clk   2.692


### : Q1-2 -

در این بخش، فایلی که قبلا فرستاده بودم قابل سنتز نبود. ارورش این بود که بعضی از متغیر ها را چند بار مقدار دهی کرده بودم(مقدار اولیه تعریف کرده بودم) . این مشکل را رفع کردم و فایل درست و قابل سنتز را ضمیمه کردم. حالا به درستی سنتز شد:



## شمای RTL از نزدیکتر:





: synthesis report اطلاعات

Synthesizing Unit <timer>. Related source file is "C:\Xilinx\codes\p3\Q1\_2.v". INFO:Xst:3210 - "C:\Xilinx\codes\p3\Q1\_2.v" line 38: Output port <out> of the instance <yr> is unconnected or connected to loadless signal. Summary: no macro. Unit <timer> synthesized. Synthesizing Unit <pCounter 1>. Related source file is "C:\Xilinx\codes\p3\Q1 1.v". p = 8'b00111011Found 8-bit register for signal <cnt\_out>. Found 1-bit register for signal <out>. Found 8-bit adder for signal <cnt\_out[7]\_GND\_2\_o\_add\_4\_OUT> created at line 42. Summary: inferred 1 Adder/Subtractor(s). inferred 9 D-type flip-flop(s). Unit <pCounter\_1> synthesized. Synthesizing Unit <pCounter\_2>. Related source file is "C:\Xilinx\codes\p3\Q1\_1.v". p = 8'b00010111Found 8-bit register for signal <cnt\_out>. Found 1-bit register for signal <out>. Found 8-bit adder for signal <cnt\_out[7]\_GND\_3\_o\_add\_4\_OUT> created at line 42. Summary: inferred 1 Adder/Subtractor(s). inferred 9 D-type flip-flop(s). Unit <pCounter\_2> synthesized. Synthesizing Unit <pCounter\_3>. Related source file is "C:\Xilinx\codes\p3\Q1\_1.v". p = 8'b00011101Found 8-bit register for signal <cnt\_out>. Found 1-bit register for signal <out>. Found 8-bit adder for signal <cnt\_out[7]\_GND\_4\_o\_add\_4\_OUT> created at line 42.

Summary:

inferred 1 Adder/Subtractor(s).

inferred 9 D-type flip-flop(s).

Unit <pCounter 3> synthesized.

Synthesizing Unit <pCounter\_4>.

Related source file is "C:\Xilinx\codes\p3\Q1\_1.v".

p = 8'b00001011

Found 8-bit register for signal <cnt\_out>.

Found 1-bit register for signal <out>.

Found 8-bit adder for signal <cnt\_out[7]\_GND\_5\_o\_add\_4\_OUT> created at line 42.

Summary:

inferred 1 Adder/Subtractor(s).

inferred 9 D-type flip-flop(s).

Unit <pCounter\_4> synthesized.

Synthesizing Unit cpCounter\_5>.

Related source file is "C:\Xilinx\codes\p3\Q1\_1.v". p = 8'b00001010Found 8-bit register for signal <cnt\_out>. Found 1-bit register for signal <out>. Found 8-bit adder for signal <cnt\_out[7]\_GND\_6\_o\_add\_4\_OUT> created at line 42. Summary: inferred 1 Adder/Subtractor(s). inferred 9 D-type flip-flop(s).

#### HDL Synthesis Report

Unit <pCounter\_5> synthesized.

Macro Statistics

:6# Adders/Subtractors : 6-8 bit adder Registers : 12# bit register : 6-1 bit register : 6-8

Advanced HDL Synthesis

Synthesizing (advanced) Unit cpCounter\_1>.

The following registers are absorbed into counter <cnt\_out>: 1 register on signal <cnt\_out>. Unit <pCounter\_1> synthesized (advanced).

Synthesizing (advanced) Unit <pCounter\_2>.

The following registers are absorbed into counter <cnt\_out>: 1 register on signal <cnt\_out>. Unit <pCounter\_2> synthesized (advanced).

Synthesizing (advanced) Unit cpCounter\_3>.

The following registers are absorbed into counter <cnt\_out>: 1 register on signal <cnt\_out>. Unit <pCounter\_3> synthesized (advanced).

Synthesizing (advanced) Unit <pCounter\_4>.

The following registers are absorbed into counter <cnt\_out>: 1 register on signal <cnt\_out>. Unit <pCounter\_4> synthesized (advanced).

Synthesizing (advanced) Unit <pCounter\_5>.

The following registers are absorbed into counter <cnt\_out>: 1 register on signal <cnt\_out>. Unit <pCounter\_5> synthesized (advanced).

Advanced HDL Synthesis Report

Macro Statistics

Counters: 6 #bit up counter: 6-8Registers: 6 #Flip-Flops: 6 #

\_\_\_\_\_\_

-----

Design Summary \* \*

\_\_\_\_\_

Top Level Output File Name : timer.ngc

### Primitive and Black Box Usage:

\_\_\_\_\_

: 200# BELS :1 # GND INV :6 # : 42 # LUT1 : 48 LUT2 LUT3 :6 # LUT6 :6 # MUXCY : 42 VCC :1 # **XORCY** : 48 FlipFlops/Latches : 53 # FD : 53 # : 1# Clock Buffers BUFGP : 1 # IO Buffers : 48 # **OBUF** : 48 #

#### Device utilization summary:

\_\_\_\_\_

Selected Device: 6slx16csg324-3

Slice Logic Utilization:

Number of Slice Registers: 53 out of 18224 0% Number of Slice LUTs: 108 out of 9112 1% Number used as Logic: 108 out of 9112 1%

Slice Logic Distribution:

Number of LUT Flip Flop pairs used: 108

Number with an unused Flip Flop: 55 out of 108 50% Number with an unused LUT: 0 out of 108 0% Number of fully used LUT-FF pairs: 53 out of 108 49%

Number of unique control sets: 6

IO Utilization:	
Number of IOs: Number of bonded	49 IOBs: 49 out of 232 21%
Number of bonded	10Ds. 47 Out 01 232 21/0
Specific Feature Ut	ilization:
Number of BUFG/	BUFGCTRLs: 1 out of 16 6%
Partition Resource	Summary:
No Partitions were	found in this design.
	<del></del>
Timing Report	
NOTE, THESE TH	MING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE
	MING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE. TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
	TER PLACE-and-ROUTE.
Clock Information:	
+	
	Clock buffer(FF name)   Load
sec/out clk	NONE(min/out)   9
	BUFGP   9
min/out	NONE(hr/out)
hr/out	NONE(dy/out)
dy/out mnt/out	
	NONE(yr/cnt_out_0)
	IDL ADVISOR - Some clock signals were not automatically buffered by XST with
	arces. Please use the buffer_type constraint in order to insert these buffers to the cloc
	vent skew problems.
8 11	r
Asynchronous Con	trol Signals Information:
	<del>-</del>
No asynchronous c	ontrol signals found in this design
Timing Summary:	

Minimum period: 3.453ns (Maximum Frequency: 289.616MHz) Minimum input arrival time before clock: No path found

Speed Grade: -3

Maximum output required time after clock: 3.668ns Maximum combinational path delay: No path found

```
Timing Details:
All values displayed in nanoseconds (ns)
Timing constraint: Default period analysis for Clock 'sec/out'
Clock period: 3.453ns (frequency: 289.616MHz)
Total number of paths / destination ports: 108 / 9
Delay:
              3.453ns (Levels of Logic = 3)
Source:
              min/cnt_out_7 (FF)
Destination:
               min/cnt_out_0 (FF)
Source Clock:
                sec/out rising
Destination Clock: sec/out rising
Data Path: min/cnt_out_7 to min/cnt_out_0
Gate Net
Cell:in->out
              fanout Delay Delay Logical Name (Net Name)
FD:C->O
                 3 0.447 0.879 min/cnt_out_7 (min/cnt_out_7)
LUT3:I0->O
                  1 0.205 0.580 min/cnt_out[7]_GND_2_o_equal_2_o<7>_SW0 (N8)
                  9 0.205 0.830 min/cnt out[7] GND 2 o equal 2 o<7>
LUT6:I5->O
(min/cnt_out[7]_GND_2_o_equal_2_o)
                  1 0.205 0.000 min/cnt_out_0_rstpot (min/cnt_out_0_rstpot)
LUT2:I1->O
FD:D
                 0.102
                            min/cnt out 0
Total
                 3.453ns (1.164ns logic, 2.289ns route)
logic, 66.3% route) 33.7%)
Timing constraint: Default period analysis for Clock 'clk'
Clock period: 3.453ns (frequency: 289.616MHz)
Total number of paths / destination ports: 108 / 9
Delay:
              3.453ns (Levels of Logic = 3)
Source:
              sec/cnt_out_7 (FF)
Destination:
               sec/cnt_out_0 (FF)
                clk rising
Source Clock:
Destination Clock: clk rising
Data Path: sec/cnt_out_7 to sec/cnt_out_0
Gate Net
              fanout Delay Delay Logical Name (Net Name)
Cell:in->out
FD:C->Q
                 3 0.447 0.879 sec/cnt_out_7 (sec/cnt_out_7)
LUT3:I0->O
                  1 0.205 0.580 sec/cnt_out[7]_GND_2_o_equal_2_o<7>_SW0 (N10)
                  9  0.205  0.830 sec/cnt_out[7]_GND_2_o_equal_2_o<7>
LUT6:I5->O
(sec/cnt_out[7]_GND_2_o_equal_2_o)
                  1 0.205 0.000 sec/cnt_out_0_rstpot (sec/cnt_out_0_rstpot)
LUT2:I1->O
```

FD:D 0.102  $sec/cnt\_out\_0$ 3.453ns (1.164ns logic, 2.289ns route) Total logic, 66.3% route) 33.7%) Timing constraint: Default period analysis for Clock 'min/out' Clock period: 3.453ns (frequency: 289.616MHz) Total number of paths / destination ports: 108 / 9 3.453ns (Levels of Logic = 3) Delay: Source: hr/cnt\_out\_7 (FF) Destination: hr/cnt out 0 (FF) Source Clock: min/out rising Destination Clock: min/out rising Data Path: hr/cnt out 7 to hr/cnt out 0 Gate Net fanout Delay Delay Logical Name (Net Name) Cell:in->out FD:C->Q 3 0.447 0.879 hr/cnt\_out\_7 (hr/cnt\_out\_7) 1 0.205 0.580 hr/cnt out[7] GND 3 o equal 2 o<7> SW0 (N12) LUT3:I0->O LUT6:I5->O 9 0.205 0.830 hr/cnt\_out[7]\_GND\_3\_o\_equal\_2\_o<7> (hr/cnt\_out[7]\_GND\_3\_o\_equal\_2\_o) 1 0.205 0.000 hr/cnt out 0 rstpot (hr/cnt out 0 rstpot) LUT2:I1->O FD:D 0.102 hr/cnt\_out\_0 Total 3.453ns (1.164ns logic, 2.289ns route) logic, 66.3% route) 33.7% Timing constraint: Default period analysis for Clock 'hr/out' Clock period: 3.453ns (frequency: 289.616MHz) Total number of paths / destination ports: 108 / 9 Delay: 3.453ns (Levels of Logic = 3) Source: dy/cnt\_out\_7 (FF) Destination: dy/cnt\_out\_0 (FF) Source Clock: hr/out rising Destination Clock: hr/out rising Data Path: dy/cnt\_out\_7 to dy/cnt\_out\_0 Gate Net fanout Delay Delay Logical Name (Net Name) Cell:in->out FD:C->O 3 0.447 0.879 dy/cnt\_out\_7 (dy/cnt\_out\_7) LUT3:I0->O 1 0.205 0.580 dy/cnt\_out[7]\_GND\_4\_o\_equal\_2\_o<7>\_SW0 (N14) 9 0.205 0.830 dy/cnt\_out[7]\_GND\_4\_o\_equal\_2\_o<7> LUT6:I5->O (dy/cnt\_out[7]\_GND\_4\_o\_equal\_2\_o) LUT2:I1->O 1 0.205 0.000 dy/cnt\_out\_0\_rstpot (dy/cnt\_out\_0\_rstpot) dy/cnt\_out\_0 FD:D 0.102

```
Total
                  3.453ns (1.164ns logic, 2.289ns route)
logic, 66.3% route) 33.7/)
Timing constraint: Default period analysis for Clock 'dy/out'
Clock period: 3.453ns (frequency: 289.616MHz)
Total number of paths / destination ports: 108 / 9
Delay:
              3.453ns (Levels of Logic = 3)
Source:
              mnt/cnt_out_7 (FF)
Destination:
               mnt/cnt out 0 (FF)
Source Clock:
                dy/out rising
Destination Clock: dy/out rising
Data Path: mnt/cnt_out_7 to mnt/cnt_out_0
Gate Net
            fanout Delay Delay Logical Name (Net Name)
Cell:in->out
FD:C->O
                 3 0.447 0.879 mnt/cnt_out_7 (mnt/cnt_out_7)
                  1 0.205 0.580 mnt/cnt_out[7]_GND_5_o_equal_2_o<7>_SW0 (N16)
LUT3:I0->O
LUT6:I5->O
                  9 0.205 0.830 mnt/cnt_out[7]_GND_5_o_equal_2_o<7>
(mnt/cnt_out[7]_GND_5_o_equal_2_o)
                  1 0.205 0.000 mnt/cnt out 0 rstpot (mnt/cnt out 0 rstpot)
LUT2:I1->O
FD:D
                 0.102
                            mnt/cnt\_out\_0
Total
                 3.453ns (1.164ns logic, 2.289ns route)
logic, 66.3% route) 33.7%
Timing constraint: Default period analysis for Clock 'mnt/out'
Clock period: 3.426ns (frequency: 291.915MHz)
Total number of paths / destination ports: 100 / 8
Delay:
              3.426ns (Levels of Logic = 3)
Source:
              yr/cnt_out_7 (FF)
               yr/cnt_out_0 (FF)
Destination:
Source Clock:
                mnt/out rising
Destination Clock: mnt/out rising
Data Path: yr/cnt_out_7 to yr/cnt_out_0
Gate Net
Cell:in->out
              fanout Delay Delay Logical Name (Net Name)
FD:C->Q
                 3 0.447 0.879 yr/cnt_out_7 (yr/cnt_out_7)
                  1 0.205 0.580 yr/cnt_out[7]_GND_6_o_equal_2_o<7>_SW0 (N18)
LUT3:I0->O
                   8 \ 0.205 \ 0.803 \ yr/cnt\_out[7]\_GND\_6\_o\_equal\_2\_o<7> 
LUT6:I5->O
(yr/cnt_out[7]_GND_6_o_equal_2_o)
                  1 0.205 0.000 yr/cnt_out_0_rstpot (yr/cnt_out_0_rstpot)
LUT2:I1->O
FD:D
                 0.102
                            yr/cnt_out_0
Total
                 3.426ns (1.164ns logic, 2.262ns route)
```

logic, 66.0% route) 34.0%

Timing constraint: Default OFFSET OUT AFTER for Clock 'mnt/out'

Total number of paths / destination ports: 8 / 8

Offset: 3.668ns (Levels of Logic = 1)

Source: yr/cnt\_out\_7 (FF)
Destination: year<7> (PAD)
Source Clock: mnt/out rising

Data Path: yr/cnt\_out\_7 to year<7>

Gate Net

\_\_\_\_\_

FD:C->Q 3 0.447 0.650 yr/cnt\_out\_7 (yr/cnt\_out\_7) OBUF:I->O 2.571 year\_7\_OBUF (year<7>)

Total 3.668ns (3.018ns logic, 0.650ns route)

logic, 17.7% route) 82.3%)

-----

Timing constraint: Default OFFSET OUT AFTER for Clock 'dy/out' Total number of paths / destination ports: 8 / 8

\_\_\_\_\_

Offset: 3.668ns (Levels of Logic = 1)

Source: mnt/cnt\_out\_7 (FF)
Destination: month<7> (PAD)
Source Clock: dy/out rising

Data Path: mnt/cnt\_out\_7 to month<7>

Gate Net

Cell:in->out fanout Delay Delay Logical Name (Net Name)

\_\_\_\_\_

FD:C->Q 3 0.447 0.650 mnt/cnt\_out\_7 (mnt/cnt\_out\_7) OBUF:I->O 2.571 month\_7\_OBUF (month<7>)

\_\_\_\_\_

Total 3.668ns (3.018ns logic, 0.650ns route)

logic, 17.7% route) 82.3%)

\_\_\_\_\_

Timing constraint: Default OFFSET OUT AFTER for Clock 'hr/out' Total number of paths / destination ports: 8 / 8

Offset: 3.668ns (Levels of Logic = 1)

Source: dy/cnt\_out\_7 (FF)
Destination: day<7> (PAD)
Source Clock: hr/out rising

Data Path: dy/cnt\_out\_7 to day<7>

Gate Net

Cell:in->out fanout Delay Delay Logical Name (Net Name)

```
FD:C->O
                 3 0.447 0.650 dy/cnt_out_7 (dy/cnt_out_7)
OBUF:I->O
                                day_7_OBUF (day<7>)
                     2.571
Total
                 3.668ns (3.018ns logic, 0.650ns route)
logic, 17.7% route) 82.3%
Timing constraint: Default OFFSET OUT AFTER for Clock 'min/out'
Total number of paths / destination ports: 8 / 8
Offset:
              3.668ns (Levels of Logic = 1)
Source:
             hr/cnt_out_7 (FF)
               hour < 7 > (PAD)
Destination:
Source Clock:
                min/out rising
Data Path: hr/cnt out 7 to hour<7>
Gate Net
Cell:in->out
              fanout Delay Delay Logical Name (Net Name)
                 3 0.447 0.650 hr/cnt_out_7 (hr/cnt_out_7)
FD:C->Q
                                hour_7_OBUF (hour<7>)
OBUF:I->O
                     2.571
                 3.668ns (3.018ns logic, 0.650ns route)
Total
logic, 17.7% route) 82.3/.)
Timing constraint: Default OFFSET OUT AFTER for Clock 'sec/out'
Total number of paths / destination ports: 8 / 8
Offset:
              3.668ns (Levels of Logic = 1)
              min/cnt out 7 (FF)
Source:
Destination:
               minute < 7 > (PAD)
                sec/out rising
Source Clock:
Data Path: min/cnt_out_7 to minute<7>
Gate Net
Cell:in->out
              fanout Delay Delay Logical Name (Net Name)
FD:C->Q
                 3 0.447 0.650 min/cnt_out_7 (min/cnt_out_7)
                                minute_7_OBUF (minute<7>)
OBUF:I->O
                     2.571
                 3.668ns (3.018ns logic, 0.650ns route)
Total
logic, 17.7% route) 82.3%)
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
Total number of paths / destination ports: 8 / 8
```

3.668ns (Levels of Logic = 1)

Offset:

Source: sec/cnt_out_7 (FF) Destination: second<7> (PAD) Source Clock: clk rising		
Data Path: sec/cnt_out_7 to second<7> Gate Net Cell:in->out fanout Delay Delay Logical Name (Net Name)		
FD:C->Q 3 0.447 0.650 sec/cnt_out_7 (sec/cnt_out_7) OBUF:I->O 2.571 second_7_OBUF (second<7>)		
Total 3.668ns (3.018ns logic, 0.650ns route) logic, 17.7% route) 82.3½)		
Cross Clock Domains Report:		
Clock to Setup on destination clock clk		
Src:Rise  Src:Fall  Src:Rise  Src:Fall    Source Clock   Dest:Rise Dest:Rise Dest:Fall		
clk   3.453		
Clock to Setup on destination clock dy/out		
Src:Rise  Src:Fall  Src:Rise  Src:Fall    Source Clock  Dest:Rise Dest:Rise Dest:Fall		
dy/out   3.453		
Clock to Setup on destination clock hr/out		
Src:Rise  Src:Fall  Src:Rise  Src:Fall    Source Clock  Dest:Rise Dest:Rise Dest:Fall Dest:Fall		
hr/out   3.453		
Clock to Setup on destination clock min/out		
Src:Rise  Src:Fall  Src:Rise  Src:Fall    Source Clock   Dest:Rise Dest:Rise Dest:Fall Dest:Fall		
min/out   3.453		

3.453


sec/out


-----

### : Q1-3


• قسمت Q1-3counter با اصلاحاتی که اعمال شده(در تکلیف قبل به اشتباه فکر میکردم reset باید حساس به سطح بود.)، سنتز شد:

(ضمیمه شده)





# از نزدیکتر:



HDL Synthesis Synthesizing Unit <pCounterPlus>. Related source file is "C:\Xilinx\codes\p3\Q1\_3counter.v". p = 8'b00001010Found 8-bit register for signal <cnt\_out>. Found 1-bit register for signal <out>. Found 8-bit adder for signal <cnt\_out[7]\_GND\_1\_o\_add\_2\_OUT> created at line 44. Summary: inferred 1 Adder/Subtractor(s). inferred 9 D-type flip-flop(s). inferred 1 Multiplexer(s). Unit <pCounterPlus> synthesized. \_\_\_\_\_ **HDL Synthesis Report** Macro Statistics Adders/Subtractors : 1# bit adder : 1-8 Registers : 2# bit register : 1-1 bit register : 1-8 : 1# Multiplexers bit 2-to-1 multiplexer : 1-8 Advanced HDL Synthesis Synthesizing (advanced) Unit CounterPlus>. The following registers are absorbed into counter <cnt\_out>: 1 register on signal <cnt\_out>. Unit <pCounterPlus> synthesized (advanced). \_\_\_\_\_ Advanced HDL Synthesis Report Macro Statistics Counters : 1# bit up counter : 1-8 Registers : 1#

Flip-Flops : 1

\_\_\_\_\_\_

\*

Top Level Output File Name : pCounterPlus.ngc

### Primitive and Black Box Usage:

Design Summary

BELS : 15 # :1 # GND INV :1 # LUT1 :2 # : 4 # LUT4 : 3 # MUXCY XORCY :4 # : 5# FlipFlops/Latches : 4 **FDC** FDE :1 # Clock Buffers : 1# BUFGP :1 # IO Buffers : 10# **IBUF** : 1 # :9 # **OBUF** 

Device utilization summary:

\_\_\_\_\_

Selected Device: 6slx16csg324-3

Slice Logic Utilization:

Number of Slice Registers: 5 out of 18224 0% Number of Slice LUTs: 7 out of 9112 0% Number used as Logic: 7 out of 9112 0%

Slice Logic Distribution:

Number of LUT Flip Flop pairs used: 12

Number of unique control sets: 2

IO Utilization:

Number of IOs: 11

Number of bonded IOBs: 11 out of 232 4%

Specific Feature Utilization:

Number of BUFG/BUFGCTRLs: 1 out of 16 6%

	esource Summary:	
No Partition	ns were found in this design.	
Timing Rep	port	
FOR ACCU	ESE TIMING NUMBERS ARE ONLY A SYNTHE URATE TIMING INFORMATION PLEASE REFER ED AFTER PLACE-and-ROUTE.	
Clock Infor		
Clock Signa	al   Clock buffer(FF name)   Load	
clk	BUFGP   5	
•	ous Control Signals Information:	
	onous control signals found in this design	
Timing Sun		
Speed Grad		
Minimum in Maximum o	period: 2.530ns (Maximum Frequency: 395.280MHz) nput arrival time before clock: 3.157ns output required time after clock: 3.762ns combinational path delay: No path found	
Timing Det	ails:	
All values of	displayed in nanoseconds (ns)	
Clock perio	estraint: Default period analysis for Clock 'clk' od: 2.530ns (frequency: 395.280MHz) ser of paths / destination ports: 42 / 5	====
Delay:	2.530ns (Levels of Logic = 5)	

Source:

cnt\_out\_1 (FF)

Source Clock: clk rising Destination Clock: clk rising Data Path: cnt\_out\_1 to cnt\_out\_3 Gate Net Cell:in->out fanout Delay Delay Logical Name (Net Name) FDC:C->Q 5 0.447 0.962 cnt\_out\_1 (cnt\_out\_1) 1 0.203 0.579 cnt\_out[7]\_GND\_1\_o\_equal\_2\_o\_inv1 LUT4:I0->O (cnt\_out[7]\_GND\_1\_o\_equal\_2\_o\_inv) 1 0.019 0.000 Mcount\_cnt\_out\_cy<0> (Mcount\_cnt\_out\_cy<0>) MUXCY:CI->O 1 0.019 0.000 Mcount\_cnt\_out\_cy<1> (Mcount\_cnt\_out\_cy<1>) MUXCY:CI->O 0 0.019 0.000 Mcount\_cnt\_out\_cy<2> (Mcount\_cnt\_out\_cy<2>) MUXCY:CI->O 1 0.180 0.000 Mcount\_cnt\_out\_xor<3> (Mcount\_cnt\_out3) XORCY:CI->O FDC:D 0.102 cnt\_out\_3 Total 2.530ns (0.989ns logic, 1.541ns route) logic, 60.9% route) 39.1% Timing constraint: Default OFFSET IN BEFORE for Clock 'clk' Total number of paths / destination ports: 5 / 5 Offset: 3.157ns (Levels of Logic = 2) Source: reset (PAD) cnt out 0 (FF) Destination: Destination Clock: clk rising Data Path: reset to cnt out 0 Gate Net Cell:in->out fanout Delay Delay Logical Name (Net Name) IBUF:I->O 2 1.222 0.616 reset\_IBUF (reset\_IBUF) INV:I->O 4 0.206 0.683 reset\_inv1\_INV\_0 (reset\_inv) FDC:CLR 0.430 cnt\_out\_0 3.157ns (1.858ns logic, 1.299ns route) logic, 41.1% route) 58.9% Timing constraint: Default OFFSET OUT AFTER for Clock 'clk' Total number of paths / destination ports: 5 / 5 Offset: 3.762ns (Levels of Logic = 1) Source: cnt out 2 (FF) Destination:  $cnt_out < 2 > (PAD)$ Source Clock: clk rising


fanout Delay Delay Logical Name (Net Name)

Destination:


cnt\_out\_3 (FF)


Data Path: cnt\_out\_2 to cnt\_out<2>


Gate Net Cell:in->out



• قسمت نهایی (Q1-3timer) : سنتز فایل این بخش مانند Q1-2 ارور داشت و این ارور را داشت که بعضی از متغیر ها را چند بار مقدار دهی کرده بودم(مقدار اولیه تعریف کرده بودم). این مشکل را رفع کردم و فایل درست و قابل سنتز را ضمیمه کردم. حالا به درستی سنتز شد:







HDL Synthesis Synthesizing Unit <timerPlus>. Related source file is "C:\Xilinx\codes\p3\Q1\_3timer.v". INFO:Xst:3210 - "C:\Xilinx\codes\p3\Q1\_3timer.v" line 41: Output port <out> of the instance <yrP> is unconnected or connected to loadless signal. Summary: no macro. Unit <timerPlus> synthesized. Synthesizing Unit cpCounterPlus\_1>. Related source file is "C:\Xilinx\codes\p3\Q1\_3counter.v". p = 8'b00111011Found 8-bit register for signal <cnt\_out>. Found 1-bit register for signal <out>. Found 8-bit adder for signal <cnt out[7] GND 2 o add 2 OUT> created at line 44. Summary: inferred 1 Adder/Subtractor(s). inferred 9 D-type flip-flop(s). inferred 1 Multiplexer(s). Unit <pCounterPlus\_1> synthesized. Synthesizing Unit <pCounterPlus\_2>. Related source file is "C:\Xilinx\codes\p3\Q1\_3counter.v". p = 8'b00010111Found 8-bit register for signal <cnt\_out>. Found 1-bit register for signal <out>. Found 8-bit adder for signal <cnt\_out[7]\_GND\_3\_o\_add\_2\_OUT> created at line 44. Summary: inferred 1 Adder/Subtractor(s). inferred 9 D-type flip-flop(s). inferred 1 Multiplexer(s). Unit <pCounterPlus 2> synthesized. Synthesizing Unit <pCounterPlus\_3>. Related source file is "C:\Xilinx\codes\p3\Q1 3counter.v". p = 8'b00011101Found 8-bit register for signal <cnt out>. Found 1-bit register for signal <out>. Found 8-bit adder for signal <cnt\_out[7]\_GND\_4\_o\_add\_2\_OUT> created at line 44. Summary: inferred 1 Adder/Subtractor(s). inferred 9 D-type flip-flop(s). inferred 1 Multiplexer(s). Unit <pCounterPlus\_3> synthesized.

Synthesizing Unit cpCounterPlus\_4>.

Related source file is "C:\Xilinx\codes\p3\Q1\_3counter.v".

```
p = 8'b00001011
```

Found 8-bit register for signal <cnt out>.

Found 1-bit register for signal <out>.

Found 8-bit adder for signal <cnt\_out[7]\_GND\_5\_o\_add\_2\_OUT> created at line 44.

Summary:

inferred 1 Adder/Subtractor(s).

inferred 9 D-type flip-flop(s).

inferred 1 Multiplexer(s).

Unit <pCounterPlus\_4> synthesized.

Synthesizing Unit <pCounterPlus\_5>.

Related source file is "C:\Xilinx\codes\p3\Q1\_3counter.v".

p = 8'b00001010

Found 8-bit register for signal <cnt\_out>.

Found 1-bit register for signal <out>.

Found 8-bit adder for signal <cnt\_out[7]\_GND\_6\_o\_add\_2\_OUT> created at line 44.

Summary:

inferred 1 Adder/Subtractor(s).

inferred 9 D-type flip-flop(s).

inferred 1 Multiplexer(s).

Unit <pCounterPlus 5> synthesized.

\_\_\_\_\_

### **HDL Synthesis Report**

Advanced HDL Synthesis

Macro Statistics

Adders/Subtractors : 6# : 6-8 bit adder Registers : 12# bit register : 6-1 bit register : 6-8 Multiplexers :6# bit 2-to-1 multiplexer : 6-8

-----

Synthesizing (advanced) Unit <pCounterPlus\_1>.

The following registers are absorbed into counter <cnt\_out>: 1 register on signal <cnt\_out>. Unit counterPlus\_1> synthesized (advanced).

Synthesizing (advanced) Unit CounterPlus 2>.

The following registers are absorbed into counter <cnt\_out>: 1 register on signal <cnt\_out>. Unit <pCounterPlus\_2> synthesized (advanced).

Synthesizing (advanced) Unit cpCounterPlus\_3>.

The following registers are absorbed into counter <cnt\_out>: 1 register on signal <cnt\_out>.

Unit <pCounterPlus\_3> synthesized (advanced).

Synthesizing (advanced) Unit cpCounterPlus\_4>.

The following registers are absorbed into counter <cnt\_out>: 1 register on signal <cnt\_out>. Unit <pCounterPlus\_4> synthesized (advanced).

Synthesizing (advanced) Unit cpCounterPlus\_5>.

The following registers are absorbed into counter <cnt\_out>: 1 register on signal <cnt\_out>. Unit <pCounterPlus\_5> synthesized (advanced).

\_\_\_\_\_\_

### Advanced HDL Synthesis Report

Macro Statistics

Counters : 6 #
bit up counter : 6-8
Registers : 6 #
Flip-Flops : 6

\_\_\_\_\_

Design Summary \*

\_\_\_\_\_

Top Level Output File Name : timerPlus.ngc

#### Primitive and Black Box Usage:

\_\_\_\_\_

: 160 # : 1 # BELS GND INV : 1 # : 22 # LUT1 LUT2 : 2 # :7 # LUT3 : 37 # LUT6 : 42 # MUXCY : 48 # XORCY FlipFlops/Latches : 53 # FDC : 48 # **FDE** : 5 # : 52 # IO Buffers **IBUF** : 4 # **OBUF** : 48 #

Device utilization summary:

\_\_\_\_\_

Selected Device: 6slx16csg324-3

Slice Logic Utilization:

Number of Slice Registers: 53 out of 18224 0% Number of Slice LUTs: 69 out of 9112 0%

69 out of 9112 0% Number used as Logic: Slice Logic Distribution: Number of LUT Flip Flop pairs used: Number with an unused Flip Flop: 16 out of 69 23% Number with an unused LUT: 0 out of 69 0% Number of fully used LUT-FF pairs: 53 out of 69 76% Number of unique control sets: IO Utilization: Number of IOs: 52 Number of bonded IOBs: 52 out of 232 22% Specific Feature Utilization: Partition Resource Summary: No Partitions were found in this design. **Timing Report** NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE. FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT GENERATED AFTER PLACE-and-ROUTE. Clock Information: | Clock buffer(FF name) | Load | Clock Signal +----\_\_\_\_\_\_ | NONE(minP/out) | 9 | clk\_stop\_AND\_2\_o(clk\_stop\_AND\_2\_o1:O)| NONE(\*)(secP/out) | 9 | minP/out NONE(hrP/out) | 9 NONE(dyP/out) |9 | hrP/out NONE(mntP/out) | 9 dyP/out

This 1 clock signal(s) are generated by combinatorial logic, (\*)

mntP/out

and XST is not able to identify which are the primary clock signals.

| NONE(yrP/cnt\_out\_0) | 8

Please use the CLOCK\_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic. INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer\_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

```
Asynchronous Control Signals Information:
No asynchronous control signals found in this design
Timing Summary:
Speed Grade: -3
Minimum period: 3.587ns (Maximum Frequency: 278.781MHz)
Minimum input arrival time before clock: 4.120ns
Maximum output required time after clock: 3.900ns
Maximum combinational path delay: No path found
Timing Details:
All values displayed in nanoseconds (ns)
Timing constraint: Default period analysis for Clock 'secP/out'
Clock period: 3.504ns (frequency: 285.408MHz)
Total number of paths / destination ports: 297 / 9
              3.504ns (Levels of Logic = 10)
Delay:
Source:
             minP/cnt out 7 (FF)
              minP/cnt_out_7 (FF)
Destination:
Source Clock:
               secP/out rising
Destination Clock: secP/out rising
Data Path: minP/cnt_out_7 to minP/cnt_out_7
Gate Net
Cell:in->out
             fanout Delay Delay Logical Name (Net Name)
FDC:C->Q
                 3 0.447 0.879 minP/cnt_out_7 (minP/cnt_out_7)
LUT3:I0->O
                 7 0.205 0.774 minP/cnt_out[7]_GND_2_o_equal_2_o<7>_SW0 (N2)
LUT6:I5->O
                 1 0.205 0.579 minP/cnt_out[7]_GND_2_o_equal_2_o_inv1
(minP/cnt_out[7]_GND_2_o_equal_2_o_inv)
MUXCY:CI->O
                    1 0.019 0.000 minP/Mcount_cnt_out_cy<0> (minP/Mcount_cnt_out_cy<0>)
MUXCY:CI->O
                    1 0.019 0.000 minP/Mcount_cnt_out_cy<1> (minP/Mcount_cnt_out_cy<1>)
                    1 0.019 0.000 minP/Mcount cnt out cy<2> (minP/Mcount cnt out cy<2>)
MUXCY:CI->O
                    1 0.019 0.000 minP/Mcount_cnt_out_cy<3> (minP/Mcount_cnt_out_cy<3>)
MUXCY:CI->O
                    1 0.019 0.000 minP/Mcount_cnt_out_cy<4> (minP/Mcount_cnt_out_cy<4>)
MUXCY:CI->O
                    1 0.019 0.000 minP/Mcount_cnt_out_cy<5> (minP/Mcount_cnt_out_cy<5>)
MUXCY:CI->O
                    0 0.019 0.000 minP/Mcount_cnt_out_cy<6> (minP/Mcount_cnt_out_cy<6>)
MUXCY:CI->O
                   1 0.180 0.000 minP/Mcount_cnt_out_xor<7> (minP/Mcount_cnt_out7)
XORCY:CI->O
FDC:D
                 0.102
                            minP/cnt out 7
                3.504ns (1.272ns logic, 2.232ns route)
logic, 63.7% route) 36.3%
```

Timing constraint: Default period analysis for Clock 'clk\_stop\_AND\_2\_o'

Clock period: 3.587ns (frequency: 278.781MHz)

```
3.587ns (Levels of Logic = 10)
Delay:
Source:
             secP/cnt_out_7 (FF)
Destination:
              secP/cnt_out_7 (FF)
Source Clock:
               clk stop AND 2 orising
Destination Clock: clk stop AND 2 orising
Data Path: secP/cnt_out_7 to secP/cnt_out_7
Gate Net
             fanout Delay Delay Logical Name (Net Name)
Cell:in->out
FDC:C->Q
                 3 0.447 0.879 secP/cnt_out_7 (secP/cnt_out_7)
                 10 0.205 0.857 secP/cnt_out[7]_GND_2_o_equal_2_o<7>_SW0 (N4)
LUT3:I0->O
                 1 0.205 0.579 secP/cnt out[7] GND 2 o equal 2 o inv1
LUT6:I5->O
(secP/cnt out[7] GND 2 o equal 2 o inv)
                    1 0.019 0.000 secP/Mcount cnt out cy<0> (secP/Mcount cnt out cy<0>)
MUXCY:CI->O
                    1 0.019 0.000 secP/Mcount_cnt_out_cy<1> (secP/Mcount_cnt_out_cy<1>)
MUXCY:CI->O
                    1 0.019 0.000 secP/Mcount_cnt_out_cy<2> (secP/Mcount_cnt_out_cy<2>)
MUXCY:CI->O
                    1 0.019 0.000 secP/Mcount_cnt_out_cy<3> (secP/Mcount_cnt_out_cy<3>)
MUXCY:CI->O
                    1 0.019 0.000 secP/Mcount_cnt_out_cy<4> (secP/Mcount_cnt_out_cy<4>)
MUXCY:CI->O
                    1 0.019 0.000 secP/Mcount_cnt_out_cy<5> (secP/Mcount_cnt_out_cy<5>)
MUXCY:CI->O
MUXCY:CI->O
                    0 0.019 0.000 secP/Mcount_cnt_out_cy<6> (secP/Mcount_cnt_out_cy<6>)
                   1 0.180 0.000 secP/Mcount_cnt_out_xor<7> (secP/Mcount_cnt_out7)
XORCY:CI->O
FDC:D
                 0.102
                            secP/cnt out 7
                3.587ns (1.272ns logic, 2.315ns route)
Total
logic, 64.5% route) 35.5%
Timing constraint: Default period analysis for Clock 'minP/out'
Clock period: 3.475ns (frequency: 287.782MHz)
Total number of paths / destination ports: 283 / 9
Delay:
             3.475ns (Levels of Logic = 10)
Source:
             hrP/cnt_out_7 (FF)
Destination:
              hrP/cnt_out_7 (FF)
               minP/out rising
Source Clock:
Destination Clock: minP/out rising
Data Path: hrP/cnt out 7 to hrP/cnt out 7
Gate Net
             fanout Delay Delay Logical Name (Net Name)
Cell:in->out
FDC:C->Q
                 3 0.447 0.879 hrP/cnt out 7 (hrP/cnt out 7)
                 6 0.205 0.745 hrP/cnt out[7] GND 3 o equal 2 o<7> SW0 (N6)
LUT3:I0->O
                 1 0.205 0.579 hrP/cnt_out[7]_GND_3_o_equal_2_o_inv1
LUT6:I5->O
(hrP/cnt out[7] GND 3 o equal 2 o inv)
MUXCY:CI->O
                    1 0.019 0.000 hrP/Mcount_cnt_out_cy<0> (hrP/Mcount_cnt_out_cy<0>)
MUXCY:CI->O
                    1 0.019 0.000 hrP/Mcount_cnt_out_cy<1> (hrP/Mcount_cnt_out_cy<1>)
MUXCY:CI->O
                    1 0.019 0.000 hrP/Mcount cnt out cy<2> (hrP/Mcount cnt out cy<2>)
MUXCY:CI->O
                    1 0.019 0.000 hrP/Mcount_cnt_out_cy<3> (hrP/Mcount_cnt_out_cy<3>)
MUXCY:CI->O
                    1 0.019 0.000 hrP/Mcount_cnt_out_cy<4> (hrP/Mcount_cnt_out_cy<4>)
```

```
MUXCY:CI->O
                    1 0.019 0.000 hrP/Mcount_cnt_out_cy<5> (hrP/Mcount_cnt_out_cy<5>)
                   0 0.019 0.000 hrP/Mcount cnt out cy<6> (hrP/Mcount cnt out cy<6>)
MUXCY:CI->O
XORCY:CI->O
                   1 0.180 0.000 hrP/Mcount cnt out xor<7> (hrP/Mcount cnt out7)
                           hrP/cnt_out_7
FDC:D
                 0.102
Total
                3.475ns (1.272ns logic, 2.203ns route)
logic, 63.4% route) 36.6%
Timing constraint: Default period analysis for Clock 'hrP/out'
Clock period: 3.475ns (frequency: 287.782MHz)
Total number of paths / destination ports: 269 / 9
Delay:
             3.475ns (Levels of Logic = 10)
             dyP/cnt_out_7 (FF)
Source:
Destination:
              dyP/cnt out 7 (FF)
               hrP/out rising
Source Clock:
Destination Clock: hrP/out rising
Data Path: dyP/cnt_out_7 to dyP/cnt_out_7
Gate Net
Cell:in->out
             fanout Delay Delay Logical Name (Net Name)
FDC:C->Q
                 3 0.447 0.879 dyP/cnt_out_7 (dyP/cnt_out_7)
LUT3:I0->O
                 6 0.205 0.745 dyP/cnt out[7] GND 4 o equal 2 o<7> SW0 (N8)
                 1 0.205 0.579 dyP/cnt_out[7]_GND_4_o_equal_2_o_inv1
LUT6:I5->O
(dyP/cnt_out[7]_GND_4_o_equal_2_o_inv)
                   1 0.019 0.000 dyP/Mcount cnt out cy<0> (dyP/Mcount cnt out cy<0>)
MUXCY:CI->O
                   1 0.019 0.000 dyP/Mcount_cnt_out_cy<1> (dyP/Mcount_cnt_out_cy<1>)
MUXCY:CI->O
                   MUXCY:CI->O
MUXCY:CI->O
                   1 0.019 0.000 dyP/Mcount cnt out cy<3> (dyP/Mcount cnt out cy<3>)
MUXCY:CI->O
                   1 0.019 0.000 dyP/Mcount_cnt_out_cy<4> (dyP/Mcount_cnt_out_cy<4>)
                   1 0.019 0.000 dyP/Mcount_cnt_out_cy<5> (dyP/Mcount_cnt_out_cy<5>)
MUXCY:CI->O
                   0 0.019 0.000 dyP/Mcount cnt out cy<6> (dyP/Mcount cnt out cy<6>)
MUXCY:CI->O
XORCY:CI->O
                   1 0.180 0.000 dyP/Mcount_cnt_out_xor<7> (dyP/Mcount_cnt_out7)
                           dyP/cnt_out_7
FDC:D
                 0.102
                3.475ns (1.272ns logic, 2.203ns route)
Total
logic, 63.4% route) 36.6%
Timing constraint: Default period analysis for Clock 'dyP/out'
Clock period: 3.445ns (frequency: 290.267MHz)
Total number of paths / destination ports: 248 / 9
Delay:
             3.445ns (Levels of Logic = 10)
Source:
             mntP/cnt out 7 (FF)
              mntP/cnt out 7 (FF)
Destination:
Source Clock:
               dyP/out rising
Destination Clock: dyP/out rising
```

Data Path: mntP/cnt\_out\_7 to mntP/cnt\_out\_7

```
Gate Net
Cell:in->out
             fanout Delay Delay Logical Name (Net Name)
FDC:C->Q
                 3 0.447 0.879 mntP/cnt_out_7 (mntP/cnt_out_7)
LUT3:I0->O
                 5 0.205 0.715 mntP/cnt_out[7]_GND_5_o_equal_2_o<7>_SW0 (N10)
LUT6:I5->O
                 1 0.205 0.579 mntP/cnt out[7] GND 5 o equal 2 o inv1
(mntP/cnt out[7] GND 5 o equal 2 o inv)
                   1 0.019 0.000 mntP/Mcount_cnt_out_cy<0> (mntP/Mcount_cnt_out_cy<0>)
MUXCY:CI->O
                    1 0.019 0.000 mntP/Mcount_cnt_out_cy<1> (mntP/Mcount_cnt_out_cy<1>)
MUXCY:CI->O
                    1 0.019 0.000 mntP/Mcount_cnt_out_cy<2> (mntP/Mcount_cnt_out_cy<2>)
MUXCY:CI->O
                    1 0.019 0.000 mntP/Mcount_cnt_out_cy<3> (mntP/Mcount_cnt_out_cy<3>)
MUXCY:CI->O
MUXCY:CI->O
                    1 0.019 0.000 mntP/Mcount_cnt_out_cy<4> (mntP/Mcount_cnt_out_cy<4>)
MUXCY:CI->O
                    1 0.019 0.000 mntP/Mcount_cnt_out_cy<5> (mntP/Mcount_cnt_out_cy<5>)
MUXCY:CI->O
                    0 0.019 0.000 mntP/Mcount_cnt_out_cy<6> (mntP/Mcount_cnt_out_cy<6>)
                   1 0.180 0.000 mntP/Mcount_cnt_out_xor<7> (mntP/Mcount_cnt_out7)
XORCY:CI->O
FDC:D
                           mntP/cnt_out_7
                 0.102
Total
                3.445ns (1.272ns logic, 2.173ns route)
logic, 63.1% route) 36.9%)
Timing constraint: Default period analysis for Clock 'mntP/out'
Clock period: 3.381ns (frequency: 295.740MHz)
Total number of paths / destination ports: 184 / 8
Delay:
             3.381ns (Levels of Logic = 10)
Source:
             yrP/cnt_out_7 (FF)
              yrP/cnt_out_7 (FF)
Destination:
Source Clock:
               mntP/out rising
Destination Clock: mntP/out rising
Data Path: yrP/cnt_out_7 to yrP/cnt_out_7
Gate Net
Cell:in->out
             fanout Delay Delay Logical Name (Net Name)
FDC:C->Q
                 3 0.447 0.879 yrP/cnt_out_7 (yrP/cnt_out_7)
LUT3:I0->O
                 3 0.205 0.651 yrP/cnt_out[7]_GND_6_o_equal_2_o<7>_SW0 (N12)
                 1 0.205 0.579 yrP/cnt_out[7]_GND_6_o_equal_2_o_inv1
LUT6:I5->O
(yrP/cnt out[7] GND 6 o equal 2 o inv)
                    1 0.019 0.000 yrP/Mcount_cnt_out_cy<0> (yrP/Mcount_cnt_out_cy<0>)
MUXCY:CI->O
                    1 0.019 0.000 yrP/Mcount_cnt_out_cy<1> (yrP/Mcount_cnt_out_cy<1>)
MUXCY:CI->O
MUXCY:CI->O
                    1 0.019 0.000 yrP/Mcount_cnt_out_cy<2> (yrP/Mcount_cnt_out_cy<2>)
                    1 0.019 0.000 yrP/Mcount_cnt_out_cy<3> (yrP/Mcount_cnt_out_cy<3>)
MUXCY:CI->O
                    1 0.019 0.000 yrP/Mcount cnt out cy<4> (yrP/Mcount cnt out cy<4>)
MUXCY:CI->O
                    1 0.019 0.000 yrP/Mcount_cnt_out_cy<5> (yrP/Mcount_cnt_out_cy<5>)
MUXCY:CI->O
MUXCY:CI->O
                    0 0.019 0.000 yrP/Mcount_cnt_out_cy<6> (yrP/Mcount_cnt_out_cy<6>)
XORCY:CI->O
                   1 0.180 0.000 yrP/Mcount_cnt_out_xor<7> (yrP/Mcount_cnt_out7)
FDC:D
                 0.102
                           yrP/cnt_out_7
Total
                3.381ns (1.272ns logic, 2.109ns route)
logic, 62.4% route) 37.6%
```

-----

Timing constraint: Default OFFSET IN BEFORE for Clock 'secP/out' Total number of paths / destination ports: 9 / 9

Total number of paths / destination ports. > / >

Offset: 4.120ns (Levels of Logic = 2)

Source: reset (PAD)

Destination: minP/cnt\_out\_0 (FF)
Destination Clock: secP/out rising

Data Path: reset to minP/cnt\_out\_0

Gate Net

Cell:in->out fanout Delay Delay Logical Name (Net Name)

\_\_\_\_\_

 IBUF:I->O
 6
 1.222
 0.744 reset\_IBUF (reset\_IBUF)

 INV:I->O
 48
 0.206
 1.519 reset\_inv1\_INV\_0 (reset\_inv)

 FDC:CLR
 0.430 minP/cnt\_out\_0

\_\_\_\_\_

Total 4.120ns (1.858ns logic, 2.262ns route)

logic, 54.9% route) 45.1%)

\_\_\_\_\_

Timing constraint: Default OFFSET IN BEFORE for Clock 'clk\_stop\_AND\_2\_o'

Total number of paths / destination ports: 9 / 9

\_\_\_\_\_

Offset: 4.120ns (Levels of Logic = 2)

Source: reset (PAD)

Destination: secP/cnt\_out\_0 (FF)

Destination Clock: clk\_stop\_AND\_2\_o rising

Data Path: reset to secP/cnt\_out\_0

Gate Net

Cell:in->out fanout Delay Delay Logical Name (Net Name)

\_\_\_\_\_

 IBUF:I->O
 6
 1.222
 0.744 reset\_IBUF (reset\_IBUF)

 INV:I->O
 48
 0.206
 1.519 reset\_inv1\_INV\_0 (reset\_inv)

 FDC:CLR
 0.430
 secP/cnt\_out\_0

Total 4.120ns (1.858ns logic, 2.262ns route)

logic, 54.9% route) 45.1%)

\_\_\_\_\_

Timing constraint: Default OFFSET IN BEFORE for Clock 'minP/out'

Total number of paths / destination ports: 9 / 9

Offset: 4.120ns (Levels of Logic = 2)

Source: reset (PAD)

Destination: hrP/cnt\_out\_0 (FF)
Destination Clock: minP/out rising

Data Path: reset to hrP/cnt\_out\_0

Gate Net

Cell:in->out fanout Delay Delay Logical Name (Net Name)
IBUF:I->O 6 1.222 0.744 reset_IBUF (reset_IBUF) INV:I->O 48 0.206 1.519 reset_inv1_INV_0 (reset_inv) FDC:CLR 0.430 hrP/cnt_out_0
Total 4.120ns (1.858ns logic, 2.262ns route) logic, 54.9% route) 45.1½)
Timing constraint: Default OFFSET IN BEFORE for Clock 'hrP/out' Total number of paths / destination ports: 9 / 9
Offset: 4.120ns (Levels of Logic = 2)
Source: reset (PAD) Destination: dyP/cnt_out_0 (FF)
Destination Clock: hrP/out rising
Data Path: reset to dyP/cnt_out_0
Gate Net Cell:in->out fanout Delay Delay Logical Name (Net Name)
IBUF:I->O 6 1.222 0.744 reset_IBUF (reset_IBUF) INV:I->O 48 0.206 1.519 reset_inv1_INV_0 (reset_inv) FDC:CLR 0.430 dyP/cnt_out_0
Total 4.120ns (1.858ns logic, 2.262ns route) logic, 54.9% route) 45.1%)
Timing constraint: Default OFFSET IN BEFORE for Clock 'dyP/out' Total number of paths / destination ports: 9 / 9
Offset: 4.120ns (Levels of Logic = 2)
Source: reset (PAD) Destination: mntP/cnt_out_0 (FF)
Destination Clock: dyP/out rising
Data Path: reset to mntP/cnt_out_0 Gate Net
Gate Net Cell:in->out fanout Delay Delay Logical Name (Net Name)
IBUF:I->O 6 1.222 0.744 reset_IBUF (reset_IBUF)
INV:I->O 48 0.206 1.519 reset_inv1_INV_0 (reset_inv) FDC:CLR 0.430 mntP/cnt_out_0
Total 4.120ns (1.858ns logic, 2.262ns route)
logic, 54.9% route) 45.1½)

\_\_\_\_\_

Timing constraint: Default OFFSET IN BEFORE for Clock 'mntP/out' Total number of paths / destination ports: 8 / 8 Offset: 4.120ns (Levels of Logic = 2) Source: reset (PAD) Destination: yrP/cnt out 0 (FF) Destination Clock: mntP/out rising Data Path: reset to yrP/cnt\_out\_0 Gate Net Cell:in->out fanout Delay Delay Logical Name (Net Name) IBUF:I->O 6 1.222 0.744 reset\_IBUF (reset\_IBUF) 48 0.206 1.519 reset\_inv1\_INV\_0 (reset\_inv) INV:I->O FDC:CLR 0.430 yrP/cnt out 0 Total 4.120ns (1.858ns logic, 2.262ns route) logic, 54.9% route) 45.1% Timing constraint: Default OFFSET OUT AFTER for Clock 'mntP/out' Total number of paths / destination ports: 8 / 8 Offset: 3.732ns (Levels of Logic = 1) Source: yrP/cnt\_out\_4 (FF) year < 4 > (PAD)Destination: Source Clock: mntP/out rising Data Path: yrP/cnt\_out\_4 to year<4> Gate Net Cell:in->out fanout Delay Delay Logical Name (Net Name) FDC:C->Q 5 0.447 0.714 yrP/cnt\_out\_4 (yrP/cnt\_out\_4) year 4 OBUF (year<4>) OBUF:I->O 2.571

\_\_\_\_\_

3.732ns (3.018ns logic, 0.714ns route)

Timing constraint: Default OFFSET OUT AFTER for Clock 'dyP/out'

Total number of paths / destination ports: 8 / 8

Offset: 3.791ns (Levels of Logic = 1)

Source: mntP/cnt\_out\_4 (FF)
Destination: month<4> (PAD)
Source Clock: dyP/out rising

logic, 19.1% route) 80.9%

Data Path: mntP/cnt\_out\_4 to month<4>

Gate Net

Total

Cell:in->out fanout Delay Delay Logical Name (Net Name)

\_\_\_\_\_

FDC:C->Q 7 0.447 0.773 mntP/cnt_out_4 (mntP/cnt_out_4) OBUF:I->O 2.571 month_4_OBUF (month<4>)						
Total 3.791ns (3.018ns logic, 0.773ns route) logic, 20.4% route) 79.6%						
Timing constraint: Default OFFSET OUT AFTER for Clock 'hrP/out' Total number of paths / destination ports: 8 / 8						
Offset: 3.820ns (Levels of Logic = 1) Source: dyP/cnt_out_1 (FF) Destination: day<1> (PAD) Source Clock: hrP/out rising						
Data Path: dyP/cnt_out_1 to day<1>						
Gate Net Cell:in->out fanout Delay Delay Logical Name (Net Name)						
FDC:C->Q 8 0.447 0.802 dyP/cnt_out_1 (dyP/cnt_out_1) OBUF:I->O 2.571 day_1_OBUF (day<1>)						
Total 3.820ns (3.018ns logic, 0.802ns route) logic, 21.0% route) 79.0%)						
Timing constraint: Default OFFSET OUT AFTER for Clock 'minP/out' Total number of paths / destination ports: 8 / 8						
Offset: 3.820ns (Levels of Logic = 1) Source: hrP/cnt_out_3 (FF) Destination: hour<3> (PAD) Source Clock: minP/out rising						
Data Path: hrP/cnt_out_3 to hour<3> Gate Net						
Cell:in->out fanout Delay Delay Logical Name (Net Name)						
FDC:C->Q 8 0.447 0.802 hrP/cnt_out_3 (hrP/cnt_out_3) OBUF:I->O 2.571 hour_3_OBUF (hour<3>)						
Total 3.820ns (3.018ns logic, 0.802ns route) logic, 21.0% route) 79.0½)						
Timing constraint: Default OFFSET OUT AFTER for Clock 'secP/out' Total number of paths / destination ports: 8 / 8						
Offset: 3.820ns (Levels of Logic = 1) Source: minP/cnt_out_5 (FF)						

Source Clock: secP/out rising Data Path: minP/cnt\_out\_5 to minute<5> Gate Net Cell:in->out fanout Delay Delay Logical Name (Net Name) FDC:C->Q 8 0.447 0.802 minP/cnt\_out\_5 (minP/cnt\_out\_5) OBUF:I->O 2.571 minute\_5\_OBUF (minute<5>) Total 3.820ns (3.018ns logic, 0.802ns route) logic, 21.0% route) 79.0% Timing constraint: Default OFFSET OUT AFTER for Clock 'clk\_stop\_AND\_2\_o' Total number of paths / destination ports: 8 / 8 Offset: 3.900ns (Levels of Logic = 1) Source: secP/cnt\_out\_5 (FF) second < 5 > (PAD)Destination: Source Clock: clk\_stop\_AND\_2\_o rising Data Path: secP/cnt\_out\_5 to second<5> Gate Net Cell:in->out fanout Delay Delay Logical Name (Net Name) FDC:C->Q 11 0.447 0.882 secP/cnt\_out\_5 (secP/cnt\_out\_5) OBUF:I->O 2.571 second\_5\_OBUF (second<5>) Total 3.900ns (3.018ns logic, 0.882ns route) logic, 22.6% route) 77.4% Cross Clock Domains Report: Clock to Setup on destination clock clk\_stop\_AND\_2\_o +-----Src:Rise| Src:Fall| Src:Rise| Src:Fall| Source Clock | Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall| clk\_stop\_AND\_2\_o| 3.587| | | Clock to Setup on destination clock dyP/out +-----Src:Rise| Src:Fall| Src:Rise| Src:Fall| Source Clock |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|


Destination:

minute < 5 > (PAD)


dyP/out		3.445				
	_	on destinat			P/out	
Src:Rise  Source C	Src:F lock	all  Src:Ris	e  Src:F Dest:Ri	all   se De	st:Fall Dest:Fall	
hrP/out		3.475		+-	 	
	-	on destinat				
Source C	lock	all  Src:Ris  Dest:Rise	Dest:Ri	se De	st:Fall Dest:Fall	
minP/out	1	3.475	İ	1		
Clock to	_	on destinat	tion clo	ck mn	ntP/out	
Src:Rise  Source C	Src:F	all  Src:Ris  Dest:Rise			st:Fall Dest:Fall	
		3.381				
	_	on destinat				
Src:Rise	Src:F	all  Src:Ris	e  Src:F	all	st:Fall Dest:Fall	
secP/out		3.504		   +-	 	
			======			====

## : Q2-1 -


فایلی که برای این بخش فرستاده بودم، قابل سنتز بود. فقط اشتباها برای خروجی 16 بیت در نظر گرفته بودم که لازم نبود. فایل اصلاح شده ضمیمه شد. (تفاوتی در روند اجرا و سنتز ایجاد نمیشود) نتیجه ی سنتر:







## سمت راست مدار از نزدیک:



HDL Synthesis -----Synthesizing Unit <pwm\_generator>. Related source file is "C:\Xilinx\codes\p3\Q2\_1.v". Found 32-bit register for signal <counterL>. Found 16-bit register for signal <high\_time>. Found 32-bit register for signal <counterH>. Found 16-bit register for signal < currentData>. Found 1-bit register for signal < current\_low>. Found 1-bit register for signal < current high>. Found 1-bit register for signal <pwm out>. Found 1-bit register for signal <turn>. Found 16-bit register for signal <low\_time>. Found 32-bit subtractor for signal <counterH[31]\_GND\_1\_o\_sub\_18\_OUT> created at line 57. Found 32-bit subtractor for signal <counterL[31]\_GND\_1\_o\_sub\_23\_OUT> created at line 67. Found 16-bit comparator not equal for signal <n0000> created at line 37 Found 1-bit comparator not equal for signal <n0002> created at line 37 Found 1-bit comparator not equal for signal <n0005> created at line 37 Summary: inferred 2 Adder/Subtractor(s). inferred 116 D-type flip-flop(s). inferred 3 Comparator(s). inferred 14 Multiplexer(s). Unit <pwm\_generator> synthesized. **HDL Synthesis Report Macro Statistics** Adders/Subtractors : 2# bit subtractor : 2-32 :9# Registers bit register : 4-1 bit register : 3-16 : 2-32 bit register

\_\_\_\_\_

: 3 #

: 14#

: 4-16

: 10-32

: 2-1

: 1-16

Comparators

Multiplexers

bit comparator not equal

bit comparator not equal

bit 2-to-1 multiplexer

bit 2-to-1 multiplexer

Advanced HDL Synthesis \* Advanced HDL Synthesis Report Macro Statistics Adders/Subtractors bit subtractor : 2# : 2-32 Registers : 116# : 116 Flip-Flops : 3 # Comparators bit comparator not equal bit comparator not equal : 2-1 : 1-16 : 136# Multiplexers bit 2-to-1 multiplexer : 128-1 bit 2-to-1 multiplexer : 8-32 \_\_\_\_\_

Design Summary

\_\_\_\_\_

Top Level Output File Name : pwm\_generator.ngc

## Primitive and Black Box Usage:

: 334 # : 1 # : 3 # : 34 # : 71 # BELS GND LUT2 LUT3 LUT4 . 2 # : 89 # : 69 # : 1 # : 2 # LUT5 LUT6 MUXCY VCC : 64 # XORCY FlipFlops/Latches : 86 # FD : 66 # FDE : 20 # Clock Buffers : 1# : 1 # : 19# BUFGP IO Buffers IBUF : 18 #

Device utilization summary:

:1 #

OBUF

Selected Device: 6slx16csg324-3 Slice Logic Utilization: Number of Slice Registers: 86 out of 18224 0% Number of Slice LUTs: 199 out of 9112 2% Number used as Logic: 199 out of 9112 2% Slice Logic Distribution: Number of LUT Flip Flop pairs used: 212 Number with an unused Flip Flop: 126 out of 212 59% Number with an unused LUT: 13 out of 212 6% Number of fully used LUT-FF pairs: 73 out of 212 34% Number of unique control sets: IO Utilization: Number of IOs: 20 Number of bonded IOBs: 20 out of 232 Specific Feature Utilization: Number of BUFG/BUFGCTRLs: 1 out of 16 6% Partition Resource Summary: No Partitions were found in this design. Timing Report NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE. FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT GENERATED AFTER PLACE-and-ROUTE. Clock Information: Clock Signal | Clock buffer(FF name) | Load | BUFGP clk | 86 |

Asynchronous Control Signals Information:

No asynchronous control signals found in this design

```
Timing Summary:
Speed Grade: -3
Minimum period: 7.929ns (Maximum Frequency: 126.121MHz)
Minimum input arrival time before clock: 9.694ns
Maximum output required time after clock: 3.634ns
Maximum combinational path delay: No path found
Timing Details:
All values displayed in nanoseconds (ns)
Timing constraint: Default period analysis for Clock 'clk'
Clock period: 7.929ns (frequency: 126.121MHz)
Total number of paths / destination ports: 291505 / 86
Delay:
             7.929ns (Levels of Logic = 13)
Source:
             currentData_2 (FF)
Destination:
              turn (FF)
Source Clock:
               clk rising
Destination Clock: clk rising
Data Path: currentData_2 to turn
Gate Net
Cell:in->out
             fanout Delay Delay Logical Name (Net Name)
FDE:C->O
                 1 0.447 0.808 currentData_2 (currentData_2)
LUT6:I3->O
                 1 0.205 0.000 Mcompar_currentData[15]_data_in[15]_not_equal_1_o_lut<0>
(Mcompar_currentData[15]_data_in[15]_not_equal_1_o_lut<0>)
MUXCY:S->O
                   1 0.172 0.000
Mcompar_currentData[15]_data_in[15]_not_equal_1_o_cy<0>
(Mcompar_currentData[15]_data_in[15]_not_equal_1_o_cy<0>)
MUXCY:CI->O
                   1 0.019 0.000
Mcompar_currentData[15]_data_in[15]_not_equal_1_o_cy<1>
(Mcompar_currentData[15]_data_in[15]_not_equal_1_o_cy<1>)
MUXCY:CI->O
                   1 0.019 0.000
Mcompar_currentData[15]_data_in[15]_not_equal_1_o_cy<2>
(Mcompar_currentData[15]_data_in[15]_not_equal_1_o_cy<2>)
MUXCY:CI->O
                    1 0.019 0.000
Mcompar_currentData[15]_data_in[15]_not_equal_1_o_cy<3>
(Mcompar currentData[15] data in[15] not equal 1 o cy<3>)
                   1 0.019 0.000
MUXCY:CI->O
Mcompar_currentData[15]_data_in[15]_not_equal_1_o_cy<4>
(Mcompar currentData[15] data in[15] not equal 1 o cy<4>)
MUXCY:CI->O
                   33 0.019 0.000
Mcompar_currentData[15]_data_in[15]_not_equal_1_o_cy<5>
(currentData[15] data in[15] not equal 1 o)
MUXCY:CI->O
                   (currentData[15]_high_write_OR_17_o)
```

```
LUT4:I3->O
                 2 0.205 0.981 mux1001221 (counterH[31]_counterH[31]_mux_13_OUT<4>)
                 3 0.203 0.755 GND 1 o counterH[31] AND 1 o3
LUT6:I0->O
(GND 1 o counterH[31] AND 1 o3)
LUT4:I2->O
                 2 0.203 0.617 GND_1_o_counterH[31]_AND_1_o4_1
(GND 1 o counterH[31] AND 1 o4)
                 1 0.205 0.684 turn_glue_rst_SW0 (N98)
LUT6:I5->O
LUT6:I4->O
                 1 0.203 0.000 turn_glue_rst (turn_glue_rst)
FD:D
                0.102
                7.929ns (2.298ns logic, 5.631ns route)
Total
logic, 71.0% route) 29.0%
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
Total number of paths / destination ports: 278847 / 106
Offset:
             9.694ns (Levels of Logic = 8)
Source:
            high write (PAD)
Destination:
             turn (FF)
Destination Clock: clk rising
Data Path: high_write to turn
Gate Net
             fanout Delay Delay Logical Name (Net Name)
Cell:in->out
               68 1.222 1.914 high_write_IBUF (high_write_IBUF)
IBUF:I->O
                 1 0.203 0.000 currentData[15]_high_write_OR_17_o1_lut
LUT4:I0->O
(currentData[15] high write OR 17 o1 lut)
                  MUXCY:S->O
(currentData[15]_high_write_OR_17_o)
                 2 0.205 0.981 mux1001221 (counterH[31]_counterH[31]_mux_13_OUT<4>)
LUT4:I3->O
LUT6:I0->O
                 3 0.203 0.755 GND_1_o_counterH[31]_AND_1_o3
(GND_1_o_counterH[31]_AND_1_o3)
LUT4:I2->O
                 2 0.203 0.617 GND_1_o_counterH[31]_AND_1_o4_1
(GND_1_o_counterH[31]_AND_1_o4)
                 1 0.205 0.684 turn_glue_rst_SW0 (N98)
LUT6:I5->O
LUT6:I4->O
                 1 0.203 0.000 turn_glue_rst (turn_glue_rst)
FD:D
                0.102
                          turn
                9.694ns (2.957ns logic, 6.737ns route)
Total
logic, 69.5% route) 30.5%
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
Total number of paths / destination ports: 1 / 1
Offset:
             3.634ns (Levels of Logic = 1)
            pwm out (FF)
Source:
              pwm_out (PAD)
Destination:
Source Clock:
               clk rising
```

Data Path: pwm\_out to pwm\_out

Gate Net Cell:in->out	fanout Delay Logical Name (Net Name)
FD:C->Q OBUF:I->O	2 0.447 0.616 pwm_out (pwm_out_OBUF) 2.571 pwm_out_OBUF (pwm_out)
Total logic, 17.0% re	,
Cross Clock D	omains Report:
_	on destination clock clk
Src:Rise  Src:F Source Clock	Fall  Src:Rise  Src:Fall     Dest:Rise Dest:Rise Dest:Fall Dest:Fall
clk   7	.929