

ModelSim SE-64 10.6d

File Edit View Compile Simulate Add Wave Tools Layout Bookmarks Window Help

100 ps

Layout Simulate ColumnLayout Default

Search:

Wave - Default

Instance	Msgs
/sign_extend_TB	1'h0
uit	16b...
gbl	32b...
#ASSIGN#16	1'h0
#ASSIGN#48	
#ASSIGN#48	
#ASSIGN#50	
#vsim_capacity#	

Now 000 ns
Cursor 1 228 ns

1 ns 20 ns 40 ns 60 ns 80 ns 100 ns 120 ns

Transcript

```
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 11:59:43 on Jul 23, 2020
# vlog -reportprogress 300 C:/Xilinx/14.7/ISE_DS/ISE/verilog/src/glbl.v
# -- Compiling module glbl
#
# Top level modules:
# glbl
# End time: 11:59:44 on Jul 23, 2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -voptargs="" +acc"" -t lps -L xilinxcorelib_ver -L unisims_ver -L unimacro_ver -L secureip -lib work work.sign_extend_TB glbl
# Start time: 11:59:44 on Jul 23, 2020
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.sign_extend_TB(fast)
# Loading work.sign_extend(fast)
# Loading work.glbl(fast)
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
VSIM 2>
```

Now: 1us Delta: 0 sim:/sign_extend_TB 0 ps to 139038 ps Keep 0

ModelSim SE-64 10.6d

File Edit View Compile Simulate Add Wave Tools Layout Bookmarks Window Help

100 ps

Layout Simulate ColumnLayout Default

Search:

Wave - Default

Instance	Msgs
/sign_extend_TB	1'h0
uit	16b...
gbl	32b...
#ASSIGN#16	1'h0
#ASSIGN#48	
#ASSIGN#49	
#ASSIGN#50	
#vsim_capacity	

Now 000 ns
Cursor 1 228 ns

140 ns 160 ns 180 ns 200 ns 220 ns 240 ns 260 ns

Transcript

```
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 11:59:43 on Jul 23, 2020
# vlog -reportprogress 300 C:/Xilinx/14.7/ISE_DS/ISE/verilog/src/glbl.v
# -- Compiling module glbl
#
# Top level modules:
# glbl
# End time: 11:59:44 on Jul 23, 2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" -t lps -L xilinxcorelib_ver -L unisims_ver -L unimacro_ver -L secureip -lib work work.sign_extend_TB glbl
# Start time: 11:59:44 on Jul 23, 2020
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.sign_extend_TB(fast)
# Loading work.sign_extend(fast)
# Loading work.glbl(fast)
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
VSIM 2>
```

Now: 1us Delta: 0 sim:/sign_extend_TB 137526 ps to 276564 ps Keep 0