

ISE Project Navigator (P.20131013) - C:\Xilinx\codes\finalProject\finalProject.xise - [sign\_extend (RTL1)]

File Edit View Project Source Process Tools Window Layout Help

Design

View: Implementation Simulation

Hierarchy

- add\_1 - incremter (incremter.v)
- Add - add (add.v)
- mux1 - mux\_2to1 (mux\_2to1.v)
- ins\_mem - instruction\_memory (instruction\_memory.v)
- sign\_extend - sign\_extend (sign\_extend.v)
- alu\_control - ALU\_control (ALU\_control.v)
- mux2 - mux\_2to1 (mux\_2to1.v)
- registers - register\_bank (register\_bank.v)
- mux3 - mux\_2to1 (mux\_2to1.v)
- alu - ALU (ALU.v)
- control - Control (Control.v)

No Processes Running

Processes: sign\_extend - sign\_extend

- Design Summary/Reports
- Design Utilities
- User Constraints
- Synthesize - XST
  - View RTL Schematic
  - View Technology Schematic
  - Check Syntax
  - Generate Post-Synthesis Simulation
- Implement Design
  - Generate Programming File
  - Configure Target Device
  - Analyze Design Using ChipScope

Libraries

Source Libraries

- work

View by Category

Design Objects of Top Level Block

Instances	Pins	Signals	Name	Value
sign_extend				

Properties: (No Selection)

sign\_extend

in(15:0)

in\_extend(31:0)

clk

sign\_extend

sign\_extend.v sign\_extend\_TB.v sign\_extend (RTL1)

Console Errors Warnings Find in Files Results View by Category

[0,0]

ENG

12:04 PM

7/23/2020

ISE Project Navigator (P.20131013) - C:\Xilinx\codes\finalProject\finalProject.xise - [sign\_extend (RTL1)]

File Edit View Project Source Process Tools Window Layout Help

Design

View: Implementation Simulation

Hierarchy

- add\_1 - incrementer (incrementer.v)
- Add - add (add.v)
- mux1 - mux\_2to1 (mux\_2to1.v)
- ins\_mem - instruction\_memory (instruction\_memory.v)
- sign\_extend - sign\_extend (sign\_extend.v)
- alu\_control - ALU\_control (ALU\_control.v)
- mux2 - mux\_2to1 (mux\_2to1.v)
- registers - register\_bank (register\_bank.v)
- mux3 - mux\_2to1 (mux\_2to1.v)
- alu - ALU (ALU.v)
- control - Control (Control.v)

No Processes Running

Processes: sign\_extend - sign\_extend

- Design Summary/Reports
- Design Utilities
- User Constraints
- Synthesize - XST
  - View RTL Schematic
  - View Technology Schematic
  - Check Syntax
  - Generate Post-Synthesis Simulation
- Implement Design
  - Generate Programming File
  - Configure Target Device
  - Analyze Design Using ChipScope

Libraries

Source Libraries

- work

View by Category

Design Objects of Top Level Block

Instances

- sign\_extend
- in\_extend\_31,in\_extend\_30,in...

Pins

- sign\_extend

Signals

- sign\_extend

Properties of Instance: in\_extend\_31,in\_extend\_30,in\_extend\_29,in\_extend\_28,in\_extend\_27,in\_extend\_26,in\_extend\_25,in\_extend...

Name	Value
Verilog Model	FD
VHDL Model	FD
...	...

Console Errors Warnings Find in Files Results View by Category

[ -16,28 ]

sign\_extend:1

in(15:0)

fd

Q

in\_extend(31:0)

clk

C

sign\_extend

sign\_extend.v sign\_extend\_TB.v sign\_extend (RTL1)

ENG 12:04 PM 7/23/2020