

ModelSim SE-64 10.6d

File Edit View Compile Simulate Add Wave Tools Layout Bookmarks Window Help

100 ps

Layout Simulate ColumnLayout Default

Search: Search documentation for help on...

Wave - Default

Msgs	1h0	1h1	5h00	5h03	32h...	32h...	32h...	1h0
/register_bank_TB/dk								
/register_bank_TB/regWrite								
/register_bank_TB/readRegister1			00		01		00	
/register_bank_TB/readRegister2			00		03		01	00
/register_bank_TB/writeRegister			00	01	03			
/register_bank_TB/writeData			00000000	0000000c	0000000f	00000010		
/register_bank_TB/readData1			00000000			0000000c	00000000	
/register_bank_TB/readData2			00000000			00000010	0000000c	00000000
/gbl/GSR								

Now 000 ns  
Cursor 1 361 ns

ns 50 ns 100 ns 150 ns 200 ns 250 ns 300 ns 350 ns 400 ns 450 ns 500 ns

Transcript

```
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 12:30:29 on Jul 23, 2020
# vlog -reportprogress 300 C:/Xilinx/14.7/ISE_DS/ISE/verilog/src/glbl.v
# -- Compiling module glbl
#
# Top level modules:
# glbl
# End time: 12:30:29 on Jul 23, 2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="" +acc"" -t lps -L xilinxcorelib_ver -L unisims_ver -L unimacro_ver -L secureip -lib work work.register_bank_TB glbl
# Start time: 12:30:30 on Jul 23, 2020
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.register_bank_TB(fast)
# Loading work.register_bank(fast)
# Loading work.glbl(fast)
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
VSIM 2>
```

Now: 1us Delta: 0 /register\_bank\_TB/readData2 0 ps to 523864 ps Keep 0