

$$\Rightarrow (A+B+(C \cdot \bar{C})) \cdot (\bar{A}+C+(B \cdot \bar{B}))$$

$$\Rightarrow (A+B)(\bar{A}+C) \checkmark$$

$$4. A\bar{B} + BC + AC$$

$$\Rightarrow A\bar{B}(C+\bar{C}) + BC(A+\bar{A}) + AC(B+\bar{B})$$

$$\Rightarrow A\bar{B}C + A\bar{B}\bar{C} + ABC + \bar{A}BC$$

$$\Rightarrow A\bar{B}(C+\bar{C}) + (A+\bar{A})BC$$

$$\Rightarrow A\bar{B} + BC \cdot \checkmark$$

$$\begin{array}{r}
 \text{continues} \\
 \begin{array}{r}
 01000 \quad 10110 \\
 \downarrow \quad \downarrow \\
 00100 \quad 01011 \quad (1) \quad \text{Shrt} \\
 \hline
 10111 \\
 \hline
 11011 \quad 01011 \\
 \downarrow \quad \downarrow \\
 01101 \quad 10101 \quad (0)
 \end{array}
 \end{array}
 \quad (\text{No need of addition})$$

\therefore Hence proved.

Redundancy Theorem:

- It works only on 3 variables:

- Rules:
 - ⇒ Each variable should repeat twice in a exp.
 - ⇒ One variable should be complemented.
 - ⇒ Take the complemented variables.

$$\text{Ex: } AB + B\bar{C} + AC = Y$$

Sol: Repeated twice ✓

Complemented ($C - C$) ✓

2.

$$\# \bar{A}\bar{B} + A\bar{C} + \bar{B}\bar{C} = Y$$

Sol:

$$\bar{A}\bar{B} + A\bar{C}$$

3.

$$\# (A+B) \cdot (\bar{A}+C) \cdot (B+C) = Y$$

Sol:

$$(A+B)(\bar{A}+C)$$

4.

$$\# A\bar{B} + BC + AC$$

Sol:

$$A\bar{B} + BC$$

$$2. \bar{A}\bar{B}(C+\bar{C}) + A\bar{C}(B+\bar{B}) + \bar{B}\bar{C}(A+\bar{A})$$

$$\Rightarrow \bar{A}\bar{B}C + \bar{A}\bar{B}\bar{C} + A\bar{B}\bar{C} + A\bar{B}C$$

$$\Rightarrow \bar{C}(\bar{A} + \bar{B}) + \bar{A}\bar{B}(C+\bar{C})$$

$$\Rightarrow \bar{A}C + \bar{A}\bar{B}$$

$$AB(C+\bar{C}) + B\bar{C}(A+\bar{A})$$

$$+ AC(B+\bar{B})$$

$$\Rightarrow ABC + ABC + A\bar{B}C$$

$$+ \bar{A}B\bar{C}$$

$$\Rightarrow \bar{B}\bar{C}(A+\bar{A}) + AC(B+\bar{B})$$

$$\Rightarrow \bar{B}\bar{C} + AC$$

$$\begin{array}{r}
 11101 \\
 + 11110 \\
 \hline
 10001
 \end{array}$$

$$\begin{array}{r}
 11101 \\
 + 11110 \\
 \hline
 10001
 \end{array}$$

$$3. (A+B) \cdot (\bar{A}+C) \cdot (B+C)$$

$$\Rightarrow (A+B+C\bar{C}) \cdot (A+C+B\bar{B})$$


$$(A+C+B\bar{B}) \cdot (B+C+A\bar{A})$$

$$(B+C+A\bar{A}) \cdot (A+B+C)$$

$$\Rightarrow (A+B+C) \cdot (A+B+\bar{C})$$

$$(A+B+C) \cdot (\bar{A}+\bar{B}+C)$$

* Subtract




⇒ Multiplication:

$$\begin{array}{r}
 10111 \\
 \times 10011 \\
 \hline
 10111 \\
 10111 \\
 01011 \\
 00000 \\
 10111 \\
 \hline
 110110101
 \end{array}
 \quad
 \begin{array}{r}
 B \quad 23 \\
 \times Q \quad 19 \\
 \hline
 437
 \end{array}$$

Calculation:

$$\begin{array}{r}
 E \quad A \quad Q \quad S.C. \\
 0 \quad 00000 \quad 10011 \quad 5 \\
 + 10111 \quad (L.S.B) \quad 01011 \quad \text{Lost (5)} \\
 \hline
 0 \quad 10111 \quad 10011 \quad 01011 \quad \text{Lost (4)} \\
 + 10111 \quad (R.A) \quad 01011 \quad 01001 \\
 \hline
 1 \quad 00010 \quad 11001 \quad 01000 \quad \text{Lost (3)} \\
 + 10111 \quad (R.A) \quad 01000 \quad 01000 \\
 \hline
 0 \quad 10001 \quad 01100 \quad 01000 \quad L.S.B \rightarrow 0 \quad (\text{no need to perform addition}) \\
 + 10111 \quad (R.A) \quad 01000 \quad 01000 \\
 \hline
 0 \quad 10000 \quad 10110 \quad 01000 \quad \text{Lost (2)} \\
 \end{array}$$

Multiplicand in B,
multiplier in Q.




(3)

⇒ Addition & Subtraction Algorithm:

<u>Operation</u>	<u>Add</u>	<u>$A \geq B$</u>	<u>$A \leq B$</u>	<u>$A = B$</u>
$(+A) + (+B)$	$A + B$			
$(+A) + (-B)$		$+ (A - B)$	$-(B - A)$	$+ (A - B)$
$(-A) + (+B)$		$-(A - B)$	$+(B - A)$	$+ (A - B)$
$(-A) + (-B)$	$- (A + B)$		$+ (A - B)$	$- (B - A)$
$(+A) - (+B)$		$+ (A - B)$		$+ (A - B)$
$(+A) - (-B)$	$A + B$			
$(-A) - (+B)$	$- (A + B)$			
$(-A) - (-B)$		$- (A - B)$	$+ (B - A)$	$+ (A - B)$


* XOR :

Adder




Subtractor

Subtractor



⇒ Hardware Implementation:



E

$$2) \underline{0011} - \underline{0101}$$

Sol: $\begin{array}{r} 0011 \\ -0101 \\ \hline \end{array}$

$2's: \begin{array}{r} 1011 \\ -0101 \\ \hline \end{array}$

carry $\underline{0}) \underline{1110}$

$2's$

0101

$1's$

1010

$+1$

\hline

1011

$2's$

1011

-1011

\hline

0

$-ve \begin{array}{r} 1101 \\ -2 \\ \hline \end{array}$

Ex: i) $(\underline{1001})_2 - (\underline{0100})_2$

$2's c: 1001$

carry $\underline{1}) \underline{0101} (5)$

ii) $(\underline{0100})_2 - (\underline{1001})_2$

$2's c: 0100$

carry $\underline{0}) \underline{1011}$

1011

-1011

$-ve \begin{array}{r} 1010 \\ -5 \\ \hline \end{array}$

$\Gamma 0101 = 5$

$2's$

1000

$1's$

1011

$+01$

\hline

1100

-1100

\hline

0

$2's$

1001

$1's$

0110

$+01$

\hline

0111

-0111

\hline

0

$2's$

1001

$1's$

0110

$+01$

\hline

0

* 3. COMPUTER ARITHMETIC *

▷ Subtraction by using complements:

• using 1's Complement: $A - B = A + (-B)$

1. Find the 1's complement of the no. to be subtracted (B).
2. Perform addition ($A + \bar{B}$)
3. If the final carry is '1' add that to the result.
4. If the final carry is '0' the result is in the -ve form.

Ex: 1) $(0101)_2 - (0011)_2$

Sol: 0101

$$\begin{array}{r} 1's \quad 1100 \\ \text{complement} \\ + \quad \underline{1} \\ \hline \text{carry} \quad \underline{1} \\ \hline \underline{0010} \quad (2) \end{array}$$

2) $(0011)_2 - (0101)_2$

$$\begin{array}{r} 0011 \\ 1010 - 1's \\ \text{complement.} \\ + \quad \underline{0} \\ \hline \text{carry} \quad \underline{1} \\ \hline \text{-ve form} \end{array}$$

$$\boxed{0010 \quad (2)}$$

• using 2's complement:

1. Find the 2's complement of the no. to be subtracted.

2. Perform Addition.

3. If the final carry is '1', the result is +ve.

4. If the final carry is '0', the result is -ve and subtract 1 from the result.

Ex: 1) $(0101)_2 - (0011)_2$

$$\begin{array}{r} 0101 \\ 2's c: 1101 \\ \text{carry} \quad \underline{1} \\ \hline \underline{0010} \quad (2) \end{array}$$

2's complement

$$\begin{array}{r} 0011 \\ 1's c - 1100 \\ + \quad 1 \\ \hline 2's c \quad 1101 \end{array}$$

* Asynchronous

- In this, the output of 1st flipflop drives the clock to the next flipflop.
- clk is not applied simultaneously.
- Circuit is simple for more no. of states.
- Speed is slow as clk is propagated through no. of states.


Synchronous

- There is no connection b/w output of 1st flipflop and clk of the next flipflop.
- clk is connected simultaneously.
- Circuit becomes complicated as the no. of states ↑.
- Speed is high as clk is given at the same time.

Counters:

- Counters are used to count the no. of clock pulses in a sequential circuit.
- There are two types of Counters:
 - Asynchronous / Ripple
 - Synchronous

* Asynchronous / Ripple Counter:




(Previous output will be the clk for the second).

- For n-bit counter, 2^n clock pulses will be generated.


• T-T:

CLK Q_B Q_A

0	0	0
1	0	1
2	1	0
3	1	1




- * Synchronous Counters: Same clk is applied simultaneously in synchronous counters.




Toggle
(0,0)

CLK	Q _B	Q _A
0	0	0
1	0	1
2	1	0



Universal Shift Register:

- A register that supports all possibilities of all the registers is called universal shift register.




- T.T: (Parallel load)


	S_1	S_0
I_0	0	0
I_1	0	1
I_2	1	0
I_3	1	1

Register Operation
No change
Right Shift
Left Shift
Parallel load.

E) 11cl Input & Output:



- As each output is independent, shifting is not required.
- It is a storage Register; No need to perform shift operation.



⇒ Bi-directional Register:


$$\text{d.s.} \quad \begin{array}{r} 1 \\ \swarrow \quad \swarrow \\ 1 \quad 0 \end{array} \quad \begin{array}{c} 3 \\ \times 2 \\ \hline 6 \end{array}$$

- To perform left shift operation, do multiplication.


$$\text{R.s.} \quad \begin{array}{r} 1 \\ \swarrow \quad \swarrow \\ 1 \quad 1 \end{array} \quad \begin{array}{c} 6 \\ \div 2 \\ \hline 3 \end{array}$$

- To perform right shift operation, do division.

• T.T:





⇒ Parallel Input & Serial Output:




- To load the data into the circuit mark shift = 0. (1, 3, 5)
- To shift the data from one flip-flop to another mark shift = 1 (1, 3, 5 Functional) 2, 4, 6 → Non functional
 $1 \cdot X = 1$ $0 \cdot X = 0$

• T-T:



▷ Serial Input & 4-bit Output:



* Excitation Table:

Q_n	Q_{n+1}	T	K					
0	0	0	0					
0	0	0	1					
0	1	1	0					
0	1	1	1					
1	1	0	0					
1	0	0	1					
1	1	1	0					

> Registers:

- A flipflop can store 1-bit data.
- Group of flipflops is known as Register.
- To handle, n-bits word, we req. n no. of flipflops.
- D-flipflops can be used in registers to handle the data. ($\text{Input} = \text{Output}$)
- Data Format:

A single clock is req. to connect multiple flipflops in a single register


> Classification of Registers:

- Depends on I/p & O/p
- Depends on Application

> Depending on I/p & O/p:

1. Serial Input & Serial Output.
2. n - Input & n Output.
3. n Input & Serial Output.
4. n Input & output.

> Serial Input & Output: (SISO) Shift:



* Excitation Table:


Q_n	Q_{n+1}	S'	R'	odd	even	S	R
0	0	0	X	0	0	0	0
0	1	1	0	1	0	1	1
1	0	0	1	0	1	0	1
1	1	X	0	1	1	1	0

* D-Flip flop characteristic table:

Q_n	D	Q_{n+1}	switch
0	0	0	1
0	1	1	0

[from D-flip flop T.T]

$$Q_{n+1} = \overline{Q_n}D + Q_n\bar{D}$$




* Excitation Table:

Q_n	Q_{n+1}	D	odd	even	S	R
0	0	0	0	1	0	1
0	1	1	0	1	1	1
1	0	0	1	0	0	1
1	1	1	1	1	1	0

* J-K Flip flop Characteristic Table:

Q_n	J	K	Q_{n+1}	odd	even	J	K
0	0	0	0	0	1	0	0
0	0	1	0	1	0	0	1
0	1	0	1	1	0	1	0
0	1	1	1	1	1	1	1
1	0	0	1	0	1	0	0
1	0	1	0	1	1	0	1
1	1	0	0	1	1	1	0
1	1	1	1	1	1	1	1



• T-T:

Clk	T	Q_{n+1}	\bar{Q}_{n+1}	($T=1, J \& K=1$)
0	X	Q_n (Memory)		
1	0	Q_n		
1	1 ($J=1$ $K=1$)	\bar{Q}_n		(from J-K Flipflop T-T),

⇒ Characteristic Table:

Q_n	T	Q_{n+1}
0	0	0
0	1	1
1	0	1

} Active

$$\therefore Q_{n+1} = \bar{Q}_n T + Q_n \bar{T} = Q_n \oplus T \quad (X-OR)$$

$$\boxed{\therefore Q_{n+1} = Q_n \oplus T}$$

⇒ Excitation Table:

Q_n	Q_{n+1}	T
0	0	0
0	1	1
1	0	1
1	1	0



(From Characteristic Table).

* These tables are used in counters and conversion of flipflops.

⇒ S-R flip flop Characteristic Table:

• T-T: $Q_n \quad S \quad R \quad Q_{n+1}$. (From S-R Flipflop table).

<u>(0,0)</u>	<u>0</u>	<u>0</u>	<u>0</u>	<u>change</u>
<u>Excitation</u>	<u>0</u>	<u>0</u>	<u>0</u>	<u>0</u>
<u>Table</u>	<u>0</u>	<u>1</u>	<u>0</u>	<u>1</u>

<u>1,1</u>	<u>0</u>	<u>1</u>	<u>1</u>	<u>X</u>	<u>-3</u>



• K-Map:

		$\bar{S}R$	SR	$\bar{S}R$	SR
		00	01	11	10
Q_n	Q_n	0	0	X	1
	Q_n'	1	0	X	1
	$Q_n \bar{R}$				


$$\Rightarrow Q_{n+1} = S + Q_n \bar{R}$$

- It's a race around condition
- Toggle state can be controlled & Race around condition can't be controlled
- The solution for this problem is Master-Slave flipflop


⇒ Master-Slave flipflop:



⇒ T-Flipflop: (Toggle)



If $S & R = 1$, the output is invalid. So we use J-K flipflops.




T-T:

CLK	D	Q_{n+1}	\overline{Q}_{n+1}
0	0X	Q_n	
1	0	0	1
1	1	1	0

In dc-flipflop, $D \cdot S & R = 1$ is skipped, to make that use of $S=1$ & $R=1$, we use J-K flipflop.

2) J-K flipflop:



T-T:

CLK	J	K	Q_{n+1}	\overline{Q}_{n+1}
0	X	X	Q_n	
1	0	0	Q_n	
1	0	1	0	1
1	1	0	1	0

state :

Nochange.

Nochange


Reset

Set

\rightarrow When $J & K = 1$, the outputs of Q_{n+1} are 0 1 0 + 0 1 \overline{Q}_{n+1} Toggle. (Rechecking should be done).

When $J & K = 1$, the outputs of Q_{n+1} are 0 1 0 + 0 1 & \overline{Q}_{n+1} are 1 0 1 0 + 1 0

* D-Latch [using NOR]:



• T-T:

E	D	Q	\bar{Q}
0	X	Latch	
1	0	0	1
1	1	1	0


⇒ Flipflops:

* It is a storage device that stores 1 bit data.

* It contains clock signal.

• S-R (+ve clock) flipflop:

[\rightarrow +ve clock Signal
 \leftarrow -ve clock Signal]



• T-T:


clk S R Q_{n+1} \bar{Q}_{n+1} state .

0	X	X	Q_n	No change
1	0	0	Q_n'	No change
1	0	1	0	Reset
1	1	0	1	Set
1	1	1	X	Invalid

(OR) there is another way to get flip flop T by S-R latch
 Nand-gate)

$$\begin{cases} S^* = S \cdot \overline{CLK} = \overline{S} + \overline{CLK} \\ R^* = \overline{R \cdot CLK} = \overline{R} + \overline{CLK} \end{cases}$$

* Gated SR Latch [By two AND gates]:



T.T: E S R Q Q̄


0	0	0	Latch
0	0	1	Latch
0	1	0	Latch
0	1	1	Latch
1	0	0	Latch

T.T: E S R Q Q̄

0	1	1	0	1
1	0	0	1	0
1	1	1	0	0
1	1	1	0	0

* Note: If $S \& R = 1$ then output will be invalid or unclear in S-R latch, so D-latch is used.

⇒ D-Latch [using NAND]




* T.T: (Nor always for R)

E	D	Q	\bar{Q}	* $E = 0 \rightarrow$ Enable ↑ So, always latch
0	X	latch		
1	0	0	1	
1	1	1	0	

* In D-Latch, output is same as input

$$B \cdot C \cdot E = B \cdot C \cdot 0 = 0$$

• NOR:



TT: $S \quad R \quad Q \quad \bar{Q}$

$0 \quad 0 \quad$ Latch


$0 \quad 1 \quad 0 \quad 1$

$1 \quad 0 \quad 1 \quad 0$

$1 \quad 1 \quad 0 \quad 0$

unclear.

* Gated SR Latch by using NAND:



• FTS:

E S R Q \bar{Q}

Latch { 0 0 0 Latch

 0 0 1 Latch

 0 1 0 Latch

 0 1 1 Latch

 1 0 0 Latch

(E=0. Circuit doesn't

function, so it

stores previous

output).

 1 0 1 0 1

 1 1 0 1 0

 1 1 1 0 0

\rightarrow cancel

- It has 2 states :

- 1) Low (off)

- 2) High (On)

- It changes the stored data and constantly trails the inputs when the enable input is said to 1.
- Based on the enable input, the circuit works on two states :

⇒ When it is high, then the both inputs are low.

⇒ " low , " high .

⇒ Types of Latches :

- 1) S-R Latch (Set-Reset)

- 2) Gated S-R Latch

- 3) D - Latch


- 4) Gated D-Latch

- 5) J-K Latch

- 6) T Latch

⇒ S-R Latch : We can implement SR Latch by both NAND and NOR gates.

• NAND :



F.T:


S	R	Q	\bar{Q}
0	0	0	1
0	1	1	0
1	0	0	1
1	1	unclear	unclear

Latch (stores 1-bit)


⇒ In S-R Latch, the outputs of using NAND & NOR-gates are complement to each other.

⇒ If $S=1$ & $R=1$ then output is invalid / unclear.

- A circuit is activated when the logic level is high, it is known as +ve level triggering.



- A circuit is activated when the logic level is low, it is known as -ve level triggering.



\Rightarrow Edge Triggering:

- The transition from low to high is +ve edge triggering.
- The transition from high to low is -ve edge triggering.



\Rightarrow Types of Sequential Circuits:

i) Synchronous S.C's.

ii) Asynchronous S.C's.

* Synchronous S.C's

- They are easy to design.
- In this, a clocked flip-flop acts as a memory element.
- In this, it takes too long to get the result.
- In this, the state of the memory element is affected only at active edge of the clock. If input is changed. (acts on edge triggering)
- They are difficult to design.
- In this, a latch acts as a memory element.
- In this, we get faster result as there is no clock available.
- In state of memory element is changed as soon as the input is changed. (acts on level triggering)

\Rightarrow Latch: It is a special type of logical circuit, to store the previous output.

- It stores 1 bit until the device sets to,


⇒ Sequential Circuits:

• Combinational Circuits:

⇒ In combinational circuits, present outputs depends upon present inputs.

⇒ In sequential circuits, present outputs depends both on present inputs as well as previous outputs.

B.D:



Eg: Counters

- In sequential circuits, memory can be a latch or flip flops.

⇒ Difference b/w Combinational & Sequential circuits:

* C.C. (Def)


* S.C. (Def).

- 1) Memory is not required - 1) Memory is req to store the previous outputs
- 2) Feedback path is not req. - 2) Feedback path is req.
- 3) There is no clock signal - 3) There is clock signal requirement in s.c.

• Clock Signal (clk):

⇒ It decides the time period of output.

⇒ It can be represented using square wave forms.



⇒ There are two types:

1. Level Triggering
2. Edge Triggering

D_1	D_8	D_7	D_1	D_6	D_5	D_4	D_3	D_2	D_1	D_0	y_3	y_2	y_1	y_0
0	0	0	0	0	0	0	0	0	0	1	0	0	0	0
0	0	0	0	0	0	0	0	0	1	0	0	0	0	0
0	0	0	0	0	0	0	0	0	1	0	0	0	1	0
0	0	0	0	0	0	0	0	0	1	0	0	0	1	0
0	0	0	0	0	0	0	0	0	1	0	0	0	1	1
0	0	0	0	0	0	0	0	0	1	0	0	0	1	0
0	0	0	0	0	0	0	0	0	1	0	0	0	1	0
0	0	0	0	0	0	0	0	0	1	0	0	0	1	0
0	0	0	0	0	0	0	0	0	1	0	0	0	1	1
0	0	0	0	0	0	0	0	0	1	0	0	0	1	1
0	0	0	0	0	0	0	0	0	1	0	0	0	0	0
1	0	0	0	0	0	0	0	0	0	0	1	0	0	1


$$y_0 = D_1 + D_3 + D_5 + D_7 + D_9$$

$$y_1 = D_2 + D_3 + D_6 + D_7$$

$$y_2 = D_4 + D_5 + D_6 + D_7$$


$$y_3 = D_8 + D_9$$

C-D:



	D_2	D_1	D_0	Y_7	Y_6	Y_5	Y_4	Y_3	Y_2	Y_1	Y_0
0	1	0	1	0	0	1	0	0	0	0	0
1	0	1	0	0	1	0	0	0	0	0	0
0	1	0	1	1	0	0	0	0	0	0	0
1	0	1	1	0	0	0	0	0	0	0	0
0	0	1	0	0	0	0	0	0	0	0	0
1	0	0	1	0	0	0	0	0	0	0	0
0	1	0	0	0	0	0	0	0	0	0	0
1	0	0	0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0	0	0	0	0
1	0	0	0	0	0	0	0	0	0	0	0


• C.D:



• Encoders:


* 10×4 :

• B.D:



* 2×4 :


• B.D:



• T.T:


D_1	D_0	D_0	Y_3	Y_2	Y_1	Y_0	0	1	0	0	0
1	0	0	0	0	0	0	1	0	0	0	0
0	1	0	0	0	1	0	0	1	0	0	0
1	1	0	0	1	0	0	0	0	1	0	0
1	1	1	0	0	0	1	0	0	0	1	0

• C.D:



* 3×8 :

• B.D:



• T.T:

D_2	D_1	D_0	Y_7	Y_6	Y_5	Y_4	Y_3	Y_2	Y_1	Y_0
0	0	0	0	0	0	0	0	0	0	1
0	0	1	0	0	0	0	0	0	1	0
0	1	0	0	0	0	0	0	1	0	0
0	1	1	0	0	0	0	0	0	0	0
1	0	0	0	0	0	1	0	0	0	0


• T-T:

D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0	y_2	y_1	y_0
0	0	0	0	0	0	0	1	0	0	0
0	0	0	0	0	0	1	0	0	0	1
0	0	0	0	0	0	1	0	0	1	0
0	0	0	0	0	1	0	0	0	1	1
0	0	0	0	1	0	0	0	0	1	0
0	0	0	1	0	0	0	0	1	0	0
0	0	0	0	0	0	0	0	0	0	1
0	0	0	0	0	0	0	0	1	0	0
0	0	0	0	0	0	0	0	1	1	0
1	0	0	0	0	0	0	0	1	1	1

$$y_0 = D_1 + D_3 + D_5 + D_7$$

$$y_1 = D_2 + D_3 + D_6 + D_7$$

$$y_2 = D_4 + D_5 + D_6 + D_7$$



⇒ Types of Decoders:

1. 2×4
2. 3×8
3. 4×10
4. 4×16

• Encoders & De-coders:

⇒ Encoding is a process of encryption & de-coding is a process of decryption.

⇒ In encoders, 2^n I/p's - n O/p's

& In decoders, n I/p's - 2^n O/p's.

• Types of Encoders:


1. 4×2

2. 8×3

3. 10×4 (decimal to Binary)

4. 16×4


* 4×2 :
B.D:



• T-T:


D_3	D_2	D_1	D_0	Y_1	Y_0
0	0	0	0	0	0
0	0	1	0	0	1
0	1	0	0	1	0
1	0	0	0	1	1

Circuit Diagram:



* 8×3 :

* B.D:



Truth Table:

S_2	S_1	S_0	Y_0	Y_1	Y_2	Y_3	Y_4	Y_5	Y_6	Y_7
0	0	0	A	0	0	0	0	0	0	0
0	0	1	0	A	0	0	0	0	0	0
0	1	0	0	0	A	0	0	0	0	0
0	1	1	0	0	0	A	0	0	0	0
1	0	0	0	0	0	0	A	0	0	0
1	0	1	0	0	0	0	0	0	0	0
1	1	0	0	0	0	0	0	0	0	A
1	1	1	0	0	0	0	0	0	0	0

$$Y_0 = \bar{S}_2 \bar{S}_1 \bar{S}_0 A$$

$$Y_2 = \bar{S}_2 S_1 \bar{S}_0 A$$

$$Y_4 = S_2 \bar{S}_1 \bar{S}_0 A$$

$$Y_6 = S_2 S_1 \bar{S}_0 A$$


$$Y_1 = \bar{S}_2 \bar{S}_1 S_0 A$$

$$Y_3 = \bar{S}_2 S_1 S_0 A$$

$$Y_5 = S_2 \bar{S}_1 S_0 A$$

$$Y_7 = S_2 S_1 S_0 A$$


Circuit Diagram:




• Truth Table:

S_1	S_0	y_0	y_1	y_2	y_3	
0	0	A	0	0	0	$y_0 = \bar{S}_1 \bar{S}_0 A$
0	1	0	A	0	0	$y_1 = \bar{S}_1 S_0 A$
1	0	0	0	A	0	$y_2 = S_1 S_0 A$
1	1	0	0	0	A	$y_3 = S_1 \bar{S}_0 A$


• Circuit Diagram:



3) 1x8:




Block Diagram:



Types of Demultiplexers:


1) 1×2




Truth Table:

S_0	y_1	y_0
0	0	$A \Rightarrow y_0 = \bar{S}A$
1	1	$y_1 = SA$

Circuit Diagram:



2) 1×4 :



⇒ They can be used to implement Integrated Circuits (IC's)


⇒ IC 74153 is a 4×1 multiplexer in which output is same as the input.

⇒ IC 45352 is a 4×1 multiplexer in which the output is complement of the input.


⇒ Simplify the given Boolean expression: (using 4×1 multiplexer):

$$1) F(A, B, C, D) = \sum m(1, 4, 5, 7, 9, 12, 13)$$

Step-1: Draw the K-Map.



B.D:




Ex:

• Truth Table:

S_1	S_0	I_0
0	0	I_0
0	1	I_1
1	0	I_2
1	1	I_3

⇒ De-multiplexers:

⇒ It is a combinational circuit with single input and multiple outputs.



Advantages of Multiplexers:

⇒ It reduces the no. of wires required.

⇒ They have less complexity and cost.

Applications:


⇒ Communication systems.

⇒ Telephone network.

⇒ Computer Memory.

⇒ Transmissions from the satellite.

Δ Circuits



Δ 2:1


Truth

Table:

S_0	y
0	I_0
1	I_1

S_0	y
0	I_0
1	I_1

Circuit:



Δ 8:1

Truth

Table:

$$0 \quad 0 \quad 0 \quad I_0 \rightarrow \bar{S}_2 \bar{S}_1 \bar{S}_0 I_0$$

$$0 \quad 0 \quad 1 \quad I_1 \rightarrow \bar{S}_2 \bar{S}_1 \bar{S}_0 I_1$$

$$0 \quad 1 \quad 0 \quad I_2 \rightarrow \bar{S}_2 \bar{S}_1 \bar{S}_0 I_2$$

$$0 \quad 1 \quad 1 \quad I_3 \rightarrow \bar{S}_2 \bar{S}_1 \bar{S}_0 I_3$$

$$1 \quad 0 \quad 0 \quad I_4 \rightarrow \bar{S}_2 \bar{S}_1 \bar{S}_0 I_4$$

$$1 \quad 0 \quad 1 \quad I_5 \rightarrow \bar{S}_2 \bar{S}_1 \bar{S}_0 I_5$$

$$1 \quad 1 \quad 0 \quad I_6 \rightarrow \bar{S}_2 \bar{S}_1 \bar{S}_0 I_6$$

$$1 \quad 1 \quad 1 \quad I_7 \rightarrow \bar{S}_2 \bar{S}_1 \bar{S}_0 I_7$$

- ⇒ It can also known as many to one.
- ⇒ It is used to select and route any one of the input from the several input signals to get single output.

⇒ Types of Multiplexers:

i) 2×1 MUX



ii) 4×1 MUX

iii) 8×1 MUX

iv) 16×1 MUX

v) 32×1 MUX

• B.P:



- ⇒ No. of selected lines will be identified as $N = 2^m$ where N is the no. of input lines, m is the selected lines.
- ⇒ Depending upon the selected lines, output is produced.


Ex: 4:1

Truth Table:

S_0	S_1	Y	
0	0	I_0	$\rightarrow S_0 S_1, I_0$
0	1	I_1	$\rightarrow \bar{S}_0 S_1, I_1$
1	0	I_2	$\rightarrow S_0 \bar{S}_1, I_2$
1	1	I_3	$\rightarrow S_0 \bar{S}_1, I_3$


⇒ Carry 0:

Circuit:



⇒ Carry 1:

Circuit:



⇒ Multiplexers:

- ⇒ A multiplexer is a combinational circuit that selects binary info. from one of many input lines and directs it to output line.
- ⇒ It is also known as MUX.

Circuit:



	D	C	B	A	
	S_3	S_2	S_1	S_0	
0 -	0	0	0	0	0
1 -	0	0	0	1	0
2 -	0	0	1	0	0
3 -	0	0	1	1	0
4 -	0	1	0	0	0
5 -	0	1	0	1	0
6 -	0	1	1	0	0
7 -	0	1	1	1	0
8 -	1	0	0	0	0
9 -	1	0	0	1	0
10 -	1	0	1	0	1
11 -	1	0	1	1	1
12 -	1	1	0	0	1
13 -	1	1	0	1	1
14 -	1	1	1	0	1
15 -	1	1	1	1	1

Valid BCD's

Invalid
BCD's

We need
to correct
them

K-Map:

	0	1	2	
0	1	0	1	
1	0	1	0	
2	1	1	1	
3	1	1	1	
4	0	1	0	
5	1	0	1	
6	0	0	0	
7	1	1	1	
8	0	1	0	
9	1	0	1	
10	0	0	1	
11	1	1	0	
12	1	1	1	
13	1	1	1	
14	1	1	1	
15	1	1	1	

$$Y = S_3 S_1 + S_3 \cdot S_2$$

Want minimum number of connections to output
outputs. Want to work out how many inputs needed
from each output. If we do this, then
number of inputs will be 3.

Inputs

Outputs

Outputs

⇒ BCD adder: (Binary Coded Decimal).

⇒ The digital system handles the no.'s in the form of BCD.

⇒ A BCD adder circuit adds two BCD digits & produces result also in BCD.

Ex: 526 in BCD.

0101 0010 0110
5 2 6

⇒ Rules

i) If sum is less than or equal to 9 with carry '0'.

Ex:
$$\begin{array}{r} 3 \\ + 6 \\ \hline 9 \end{array} \quad \begin{array}{r} 0011 \\ + 0110 \\ \hline 1001 \end{array}$$
 (Valid)

∴ No correction is needed

ii) If sum is greater than 9 with carry '0'.

Ex:
$$\begin{array}{r} 8 \\ + 6 \\ \hline 14 \end{array} \quad \begin{array}{r} 1000 \\ + 0110 \\ \hline 1110 \end{array}$$
 (Invalid)

$$\begin{array}{r} + 6 \\ \hline 10100 \end{array}$$
 (Valid)

∴ Correction is required

iii) If sum is greater than 9 with carry '1'.

Ex:
$$\begin{array}{r} 8 \\ + 9 \\ \hline 17 \end{array} \quad \begin{array}{r} 1000 \\ + 1001 \\ \hline 00010001 \end{array}$$
 (Invalid)

$$+ \begin{array}{r} 6 \\ \hline 00000110 \end{array}$$

$$\begin{array}{r} 00010111 \\ + \text{match} \end{array}$$
 (Valid)


∴ Correction is required

Circuit:


D:




B:




⇒




* Full Subtractor using half subtractor:



* Full Adder Construction using two half adders:



* Full Subtractor:



Truth tables:

A	B	C	D	B.
0	0	0	0	0
0	0	1	1	1
0	1	0	1	0
0	1	1	0	1
1	0	0	0	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1

K-Maps:

		$\bar{B}\bar{C}_{00}$	$\bar{B}\bar{C}_{01}$	$\bar{B}C_{11}$	$B\bar{C}_{10}$	$B\bar{C}_{00}$
		0	1	0	1	0
		$\bar{A}0$	$\bar{A}1$	$\bar{A}0$	$\bar{A}1$	$\bar{A}0$
		0	1	0	1	0
		1	0	1	0	1
		0	0	0	0	0
		1	1	1	1	1

$$\begin{aligned} \bar{B}\bar{C}_{00} \bar{B}\bar{C}_{01} \bar{B}C_{11} B\bar{C}_{10} &\Rightarrow \bar{B}\bar{C} + \bar{A}\bar{B}C + ABC \\ &+ \bar{ABC} \end{aligned}$$

		$\bar{B}\bar{C}_{00}$	$\bar{B}\bar{C}_{01}$	$\bar{B}C_{11}$	$B\bar{C}_{10}$	$B\bar{C}_{00}$
		0	1	0	1	0
		$\bar{A}0$	$\bar{A}1$	$\bar{A}0$	$\bar{A}1$	$\bar{A}0$
		0	1	0	1	0
		1	0	1	0	0
		0	0	0	0	0
		1	1	1	1	1

$$\Rightarrow A\oplus B\oplus C$$

		$\bar{B}\bar{C}_{00}$	$\bar{B}\bar{C}_{01}$	$\bar{B}C_{11}$	$B\bar{C}_{10}$	$B\bar{C}_{00}$
		0	1	0	1	0
		$\bar{A}0$	$\bar{A}1$	$\bar{A}0$	$\bar{A}1$	$\bar{A}0$
		0	1	0	1	0
		1	0	1	0	0
		0	0	0	0	0
		1	1	1	1	1

$$\Rightarrow \bar{AC} + \bar{AB} + BC$$

$$\begin{aligned} \Rightarrow \bar{AC}\bar{B} + \bar{AC}\bar{B} + \bar{ABC} + \bar{ABC} + ABC + \bar{ABC} &\Rightarrow \bar{AC}(B+\bar{B}) + \bar{AB}(C+\bar{C}) \\ \Rightarrow \bar{ABC} + \bar{AC}\bar{B} + \bar{ABC} + ABC &\Rightarrow C(AB+\bar{AB}) + \bar{A}(\bar{C}+\bar{C}) \cdot B \end{aligned}$$

K-Maps:

	BC 00	BC 01	BC 11	BC 10
S	0	1	0	1
A	0	1	0	1
	BC	BC	BC	BC

	BC 00	BC 01	BC 11	BC 10
C	0	0	1	D
A	0	1	1	1


$$\Rightarrow BC + AC + BA$$

$$\begin{aligned} & \bar{A}\bar{B}C + A\bar{B}\bar{C} + ABC + \bar{A}\bar{B}\bar{C} \\ & \Rightarrow \bar{A}(\bar{B}C + C\bar{B}) + A(\bar{B}\bar{C} + BC) \\ & \quad \text{EX-OR} \qquad \qquad \text{EX-NOR} \\ & \Rightarrow \bar{A}(B \oplus C) + A(B \odot C) \\ & \Rightarrow \bar{A}(B \oplus C) + A((B \oplus C)) \\ & \Rightarrow A \oplus B \oplus C \end{aligned}$$


$$\therefore BOC = N(B \oplus C)$$

Circuit:


Sum:



carry:




\Rightarrow Circuit:



* Half Subtractor:

B.D:




Truth Table:


A	B	D	B	Binary	(2) 0
0	0	0	0		
0	1	1	0	$\bar{A}B$ (NOT)	
1	0	1	0	$\bar{A}B + \bar{B}A \equiv A \oplus B$ (XOR)	
1	1	0	0	$\bar{A}0$	
				$\begin{array}{ c c } \hline A & B \\ \hline 0 & 1 \\ \hline 1 & 0 \\ \hline \end{array}$	$\rightarrow \bar{A}B$
				$\begin{array}{ c c } \hline A & B \\ \hline 0 & 0 \\ \hline 0 & 1 \\ \hline 1 & 0 \\ \hline 1 & 1 \\ \hline \end{array}$	$\Rightarrow \bar{A}B + \bar{B}A \equiv A \oplus B$ (XOR)
				$\begin{array}{ c c } \hline A & B \\ \hline 0 & 0 \\ \hline 0 & 1 \\ \hline 1 & 0 \\ \hline 1 & 1 \\ \hline \end{array}$	$\rightarrow (\text{NOT})$

K-Maps:

Circuit:



* Full Adder:



Truth Table:

	A	B	C	S	C.
0	0	0	0	0	0
0	0	1	0	1	0
0	1	0	0	1	0
0	1	0	1	0	1
1	0	0	0	1	0
1	0	1	0	0	1
1	1	0	0	1	1
1	1	0	1	0	1
1	1	1	0	1	1
1	1	1	1	0	1

* 2. Combinational Circuits *


① Combinational Circuits :

- They are the circuits which combines diff types of logic gates.

⇒ Flow to Design ?

- Problem to be stated.
- Input & output variables are assigned.
- Construct truth tables.
- Simplify boolean funcns. using K-Maps.
- Draw logic circuit.

⇒ Block Diagram:




⇒ Diff types of combinational circuits are adders, subtractors, multiplexers, de-multiplexers, encoders & decoders, BCD adders.

* Half-adder:

⇒ In this, addition operation is performed with two inputs A & B and produces two outputs sum & carry.

⇒ Block Diagram:




⇒ Truth Table:

A	B	S	C
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1


S:

C:



$$\bar{A}\bar{B} + A\bar{B}$$

$$\Rightarrow A \oplus B$$



$$r's: \quad (16)_{10}^2 - (F9)_{16}$$

$$\Rightarrow (256)_{10} - (249)_{16}$$

$$\Rightarrow (7)_{10}$$

$$\Rightarrow (7)_{16}$$

* Note: For r's complement, we can apply only

NOT gate (\neg)

$$\{1-0\}$$

$$\{0-1\}$$

$$\{1-1\}$$

$$\{0-0\}$$

$$\{1-0\}$$

$$\{0-1\}$$

$$\{1-1\}$$

$$\{0-0\}$$

$$\{1-0\}$$

$$\{0-1\}$$

$$\{1-1\}$$

$$\{0-0\}$$

$$\{1-0\}$$

$$\{0-1\}$$

$$\{1-1\}$$

$$\{0-0\}$$

$$\{1-0\}$$

$$\{0-1\}$$

$$\{1-1\}$$

$$\{0-0\}$$

$$\{1-0\}$$

$$\{0-1\}$$

$$\{1-1\}$$

$$\{0-0\}$$

$$\{1-0\}$$

$$\{0-1\}$$

$$\{1-1\}$$

$$\{0-0\}$$

$$\{1-0\}$$

$$\{0-1\}$$

$$\{1-1\}$$

$$\{0-0\}$$

$$\{1-0\}$$

$$\{0-1\}$$

$$\{1-1\}$$

$$\{0-0\}$$

$$\{1-0\}$$

$$\{0-1\}$$

$$\{1-1\}$$

$$\{0-0\}$$

$\Rightarrow R$'s complement:

$$\{(r^n)_{10} - N\} \rightarrow$$

where, $r \rightarrow$ radix / base

$n \rightarrow$ no. of digits in the data

$N \rightarrow$ Given no. / data

$\Rightarrow (r-1)$'s complement's

$$\{(r^n)_{10} - 1 - N\}$$

Eg:

$$*(172)_8 =$$

Sof: $n=3, r=8, N=172$

$$(r-1)'s \Rightarrow ((8)_{10}^3 - 1) - (172)_8$$

$$\Rightarrow (512 - 1)_{10} - (172)_{10}$$

$$\Rightarrow (511 - 172)_{10}$$

$$\Rightarrow (389)_{10}$$

$$\Rightarrow (605)_8 \quad * 7's \text{ complement}$$

* D to 0:

$$\begin{array}{r} 172 \\ 8^2 8^1 8^0 \end{array}$$

$$\Rightarrow 2 + 56 + 64$$

$$\Rightarrow (122)_{10}$$

$$\begin{array}{r} 389 \\ 8 \longdiv{389} \\ \underline{24} \\ 148 \\ \underline{144} \\ 5 \end{array}$$

r's:

$$((8)_{10}^3) - (172)_8$$

$$n=3 : \begin{array}{r} 777 \\ - 172 \\ \hline 605 \end{array}$$

$$\Rightarrow (512)_{10} - (172)_{10}$$

$$\Rightarrow (512)_{10} - (122)_{10}$$

$$\Rightarrow (390)_{10}$$

$$\begin{array}{r} 390 \\ 8 \longdiv{390} \\ \underline{24} \\ 148 \\ \underline{144} \\ 6 \end{array}$$

$$\Rightarrow (606)_8 \quad * 8's c:$$

$$\begin{array}{r} 777+1 \\ - 172 \\ \hline 606 \end{array}$$

$$*(F9)_{16} :$$

$$(r-1)'s: ((16)_{10}^2 - 1) - (F9)_{16}$$

$$\Rightarrow (256 - 1)_{10} - (249)_{10}$$

$$\Rightarrow (255)_{10} - (249)_{10}$$

$$\Rightarrow (6)_{10} -$$

$$\Rightarrow (6)_{16}$$

$$\begin{array}{l} * 15's: F-9 \\ * 15-9=6 \\ * 16's: \begin{array}{r} 16 \\ 15+1-9 \\ \hline 7 \end{array} \end{array}$$

$$* H \cdot D \text{ to } D:$$

$$F - \begin{array}{r} 15 \\ 16 \end{array}$$

$$16^1 16^0$$

$$\Rightarrow 9 + 240$$

$$\Rightarrow (249)_{10}$$

$$* D \text{ to } H \cdot D: (6)_{10} \rightarrow (6)_{16}$$

complement:

* Eg: 1) $110 \rightarrow 6$
 \nwarrow +ve no.
 $\Rightarrow 0110$

\Rightarrow 1's complement (Toggle)
 r \downarrow
 $-ve$ no.

\Rightarrow 2's complement: $1001 + 1 \xrightarrow{1010}$
 \nwarrow Result

2) $(127)_{10}$

Sol: $127 \rightarrow 2$ $\begin{array}{r} 127 \\ 2 \end{array}$ $\xrightarrow{63-1}$
 $(r-1)$ 111111 $\xrightarrow{2}$ $\begin{array}{r} 63-1 \\ 2 \end{array}$
 $1's$ 0000000 $\xrightarrow{31-1}$
 r $+ 1$ $\xrightarrow{15-1}$
 $2's$ $\underline{0000001}$ $\xrightarrow{7-1}$
 \xrightarrow{Result}

3) $(155)_{10}$

Sol: $(r-1)'s$; $r=10, n=3, N=155$

$\Rightarrow [(\text{10})^3 - 1] - (155)_{10}$

$\Rightarrow (999)_{10} - (155)_{10}$

$\Rightarrow (844)_{10}$

$r's$: $[(\text{10})^3] - (155)_{10}$

$\Rightarrow (1000)_{10} - (155)_{10}$

$\Rightarrow (845)_{10}$

(OR gate)		
A	B	$A+B$
0	0	0
0	1	1
1	0	1
1	1	1

$1 \leftarrow 999+1$

$0 \leftarrow -155$

$\underline{845}$

$$* F = m(0, 1, 2, 4, 5, 6, 7, 8, 10) + d(11, 12, 13, 15)$$

Sol:

	$\bar{C}\bar{D}$ 00	$\bar{C}D$ 01	CD 11	$C\bar{D}$ 10	
$\bar{A}\bar{B}$ 00	0	1	3	2	$\rightarrow \bar{A}\bar{C}$
$\bar{A}\bar{B}$ 01	4	5	7	6	$\rightarrow \bar{A}B$
AB 11	X ¹²	X ¹³	X ¹⁵	X ¹⁴	
$A\bar{B}$ 10	8	9	11	10	$\rightarrow C\bar{D}\bar{B}$
					$\downarrow \bar{C}\bar{D}$

$$\therefore F = \bar{A}\bar{C} + \bar{A}B + \bar{C}\bar{D} + \bar{B}C\bar{D}$$

* cross check:

Missing terms : (3, 9, 14)

	$\bar{C}\bar{D}$ 00	$\bar{C}D$ 01	CD 11	$C\bar{D}$ 10	
$\bar{A}\bar{B}$ 00	0	1	3	2	
$\bar{A}\bar{B}$ 01	4	5	7	6	
AB 11	X ¹²	X ¹³	X ¹⁵	X ¹⁴	$\rightarrow AB$
$A\bar{B}$ 10	8	9	11	10	$\rightarrow AD$
					$\rightarrow BCD$

$$\therefore F = AB + AD + \bar{B}CD$$

⇒ Number System:

-ve sign bit = 0
+ve " " = 1

⇒ We can represent no.'s in the form of 0's & 1's.
in computer system.

⇒ We can also represent no.'s in signed & unsigned
manners.

⇒ To represent -ve no.'s, we use complements.

⇒ Sign bit 0 represents +ve, 1 represents -ve no.

⇒ complement (Invert / Toggle).

$$\begin{array}{l} 0 \rightarrow 1 \\ 1 \rightarrow 0 \end{array}$$

⇒ For every conversion, we can apply 91 & (91-1)'s
complement.

$$* F(x, y, z) = \pi(1, 2, 3, 6, 7)$$

$x + \bar{z}$	0	1	2	3
\bar{x}	0	0	0	0
	4	5	7	6

$\therefore F = (x + \bar{z}) \cdot \bar{y}$

⇒ Don't Care Condition: (X) — Cross

⇒ It says that we can make largest group of cells.

⇒ In grouping, we can only consider don't care condition when it is needed, in timing positions it will be ignored.

$$\text{Eq: } * F = m(1, 5, 6, 12, 13, 14) + d(4)$$

Sol:

$\bar{A}B\ 00$	0	1	3	2
$\bar{A}B\ 01$	X	1	5	6
$A\ B\ 11$	1	12	13	15
$A\ B\ 10$	8	9	10	10

$\bar{C}B$

$$\therefore F = \bar{B}\bar{C} + B\bar{D} + A\bar{C}D$$

$$* F = m(0, 1, 2, 3, 4, 5) + d(10, 12, 11, 13, 14, 15)$$

Sol:

$\bar{A}B\ 00$	0	1	3	2
$\bar{A}B\ 01$	1	1	1	1
$A\ B\ 11$	X	X	X	X
$A\ B\ 10$	8	9	X	X

$$\therefore F = \bar{A}\bar{B} + \bar{A}\bar{C}$$

* Cross checks: Missing terms

$$\Rightarrow (6, 7, 8, 9)$$

$$\therefore F = \bar{A}\bar{C} + BC$$

$\bar{A}\bar{B}$	00	0	1	3	2
$\bar{A}B$	01	4	5	7	6
$A\ B$	11	12	13	15	14
$A\bar{B}$	10	8	9	11	10

\Rightarrow Canonical POS to POS:

$$* F = (P+q+r) \cdot (\bar{P}+q+r) \cdot (P+\bar{q}+r) \cdot (P+q+\bar{r})$$

Sof:

$$\Rightarrow q^3 = \begin{matrix} 8 \\ q+r \\ 00 \\ 01 \\ 11 \\ 10 \end{matrix}$$

P	0	0	3	2	0	$P+r$
\bar{P}	1	0	5	7	6	
			$q+r$	$q+p+r$	$p+r$	

$$\therefore F = (P+q) \cdot (q+r) \cdot (P+r)$$

(A, B, C, D)

$$* F = \prod_{C+D} (3, 5, 7, 8, 10, 11, 12, 13)$$

Sof:

AB	00	0	1	3	2	
A + \bar{B}	01	4	5	0	7	6
$\bar{A} + \bar{B}$	11	2	13	15	14	
$\bar{A} + B$	10	8	9	11	10	
		0	0	0	0	

$$\bar{A} + C + D$$

$$\therefore F = (\bar{A} + C + D) \cdot (C + \bar{D} + \bar{B}) \cdot (\bar{A} + B + \bar{C}) \cdot (\bar{C} + \bar{D} + A)$$

$$* F(A, B, C) = \prod (3, 4, 5, 0, 7)$$

Sof:

	$B+C$	$B+\bar{C}$	$\bar{B}+\bar{C}$	$\bar{B}+C$
A	0	0	1	3
\bar{A}	1	0	0	7

$$B+C \quad \bar{B}+\bar{C}$$

$$\therefore F = (B+C) \cdot (\bar{B}+\bar{C}) \cdot (\bar{A}+\bar{C})$$

$$* F(A, B, C) = \prod (2, 4, 5, 6, 7)$$

Sof:

A	0	0	1	3	2	
\bar{A}	1	0	5	0	7	
	0	0	0	0	0	

$$\bar{A}$$

$$\therefore F = \bar{A} \cdot (\bar{B} + C)$$

$$* F(A, B, C, D) = \sum(0, 1, 2, 4, 5, 7, 11, 15)$$

Sol: $\bar{C}D_{00} \bar{C}D_{01} CD_{11} CP_0$

$\bar{A}\bar{B}_{00}$	1	1	0	3	1	$\bar{A}\bar{B}D$
$\bar{A}B_{01}$	1	1	1	1	0	$\bar{A}BD$
$A\bar{B}_{11}$	0	0	1	1	0	
$A\bar{B}_{10}$	0	0	1	1	0	ACD

5 or 7 (or) 7 & 15
consider only one

$$\therefore F = \bar{A}\bar{C} + \bar{A}\bar{B}\bar{D} + \bar{A}BD + ACD.$$

$$* F(A, B, C, D) = \sum(4, 6, 7, 15)$$

Sol: $\bar{C}D_{00} \bar{C}D_{01} CD_{11} CP_{10}$

$\bar{A}\bar{B}_{00}$	0	1	3	2	
$\bar{A}B_{01}$	1	1	5	7	$\bar{A}\bar{B}\bar{D}$
$A\bar{B}_{11}$	12	13	15	14	BCD
$A\bar{B}_{10}$	8	9	11	10	

$$\therefore F = BCD + \bar{A}\bar{B}\bar{D}$$

$$* F(x, y, z) = \sum(1, 2, 3, 6, 7)$$

Sol:

	$\bar{B}C_{00}$	$\bar{B}C_{01}$	BC_{11}	$B\bar{C}_{10}$
$\bar{A}\bar{C}$	0	1	3	1
$A\bar{C}$	4	5	7	6

$$\therefore F = B + \bar{A}\bar{C}.$$

$$* F(A, B, C) = \sum(0, 1, 5, 7)$$

Sol:

	$\bar{B}C_{00}$	$\bar{B}C_{01}$	BC_{11}	$B\bar{C}_{10}$
$\bar{A}\bar{B}$	0	1	3	2
$A\bar{B}$	4	5	7	6

$$\therefore F = \bar{A}\bar{B} + AC.$$

$$Y = \overline{ABC} + \overline{ABC} + ABC + ABC + ABC + ABC \cdot (SOP)$$

	\overline{BC}	\overline{BC}	BC	BC
	00	01	11	10
A 0	1	0	0	1
A 1	1	1	1	

$$\therefore F = A + \overline{C}$$

* Note: [For 5 variables, 2-16 K-Maps are used]

For E=0 For E=1

$$2^4 \quad 2^4$$

$$Y = \overline{ABCD} + \overline{ABC\bar{D}} + \overline{ABC\bar{D}} + \overline{ABC\bar{D}} + \overline{ABC\bar{D}} + \overline{ABC\bar{D}} + ABCD$$

Sol: For 4 variables,

	CD	$2^4 = 16$		
AB	00 \overline{CD}	01 \overline{CD}	11 CD	10 CD
\overline{AB} 00	1	0	0	2
\overline{AB} 01	0	0	1	1
AB 11	0	0	1	1
AB 10	1	0	0	0

$$\overline{BC\bar{D}}$$

$$\therefore Y = \overline{BC\bar{D}} + BC + \overline{AB\bar{D}}$$

$$F = ABC + ABC + A\overline{B}C + A\overline{B}\overline{C} + A\overline{B}C + A\overline{B}\overline{C}$$

$$\Rightarrow 2^3 = 8$$

	\overline{BC}	\overline{BC}	BC	BC
	00	01	11	10
A 0	0	1	3	2
A 1	1	1	1	1

$$\overline{BC}$$

$$\therefore F = A + \overline{BC}$$

$$F(A, B, C, D) = \sum m(0, 1, 3, 4, 5, 7, 12, 13, 15) (SOP)$$

	\overline{CD}	\overline{CD}	CD	CD
	00	01	11	10
\overline{AC}	1 0	1 1	1 2	0 2
\overline{BC}	1 4	1 9	1 1	0 6
AB 11	1 2	1 3	1 1	0 14
AB 10	0 8	0 9	0 11	0 10

$$\therefore F = \overline{AD} + BD + \overline{AC} + \overline{BC}$$

⇒ Fill cells of K-map for SOP with 1's respective to the min terms.

⇒ Fill cells of K-map for POS with 0's at the max terms.

⇒ Create rectangular groups that contains total terms in the power of 2 i.e., 2^n .

With the help of these groups we find the simplified expression.

⇒ Notice that each group should have largest no. of 1's for min terms & 0's for max terms. A group can't contain an empty cell or an cell with 0.

[Note:

0	1
1	0

We can map 1, 2, 4 cells $\rightarrow 2^n$

but we can't map 3 cells.]

* $f = \bar{A}\bar{B} + \bar{A}B + AB$ (SOP)

\bar{A}	0	0	1
A	1	0	1

$\rightarrow \bar{A} \cdot [2 \text{ variables}] \Rightarrow 2^2 = 4$

∴ $F = \bar{A} + B$

• Rules:

0	0
0	1

X

1	0	0	1
1	1	1	1
1	1	1	1
0	0	0	1

Largest no. of 1's $\rightarrow 1$ group.

8 $\rightarrow 1$ group ✓

4 $\rightarrow 3$ groups X

Q. * $f = pqr + \bar{p}qr + p\bar{q}r + \bar{p}q\bar{r}$ (POS)

$\bar{P} \quad 0 \quad 0 \quad 0 \quad 0$

P	0	0	1	1
q	0	1	0	1

pqr

qr

$p\bar{q}r$

$pq(r+r')$

$+ q(r(p+p'))$

$\therefore F = pr + qr + pq$

$\{ pr + pqr + pqr = pr \}$

⇒ POS to SOP:

$$F = M [(\bar{x}+y+z) \cdot (\bar{x}+\bar{y}+z) \cdot (\bar{x}+y+\bar{z}) \cdot (\bar{x}+\bar{y}+\bar{z})]$$

SOP: POS : 0 2 4 6

Missing terms : 1 3 5 7

$$\therefore \sigma(m_1 + m_3 + m_5 + m_7)$$

SOP:

$$\sigma(\bar{x}\bar{y}z + \bar{x}yz + x\bar{y}z + xyz)$$

$$\therefore F = \sigma(\bar{x}\bar{y}z + \bar{x}yz + x\bar{y}z + xyz)$$

⇒ Karnaugh Maps (K-Maps):

⇒ It is introduced to simplify boolean expressions in an easy way.

⇒ It is a graphical method which consists of 2^n cells for n variables.

⇒ The adjacent cells are differed only in single bit position.

Ex: 1) 2 cells:

$$\Rightarrow 2^2 = 4$$

	B ₀	B ₁
A ₀	00 ⁰	01 ¹
A ₁	10 ²	11 ³

2) For 3 cells: (3 variable)

$$\Rightarrow 2^3 = 8$$

	B ₀₀	B ₀₁	C ₁₁	C ₁₀
A ₀	000 ⁰	001 ¹	011 ³	010 ²
A ₁	100 ⁴	101 ⁵	111 ⁷	110 ⁶

3) For 4 variables:

AB	CD	00	01	11	10
00	0	1	3	2	
01	4	5	7	6	
11	12	13	15	14	
10	8	9	11	10	

⇒ Steps to simplify the expressions using K-maps:

1. Find the K-map as per the no. of variables.
2. Find the min & max terms in the given expression.

$$b) F = (\bar{A} + B)(C + \bar{B})$$

$$\text{Sof: } (\bar{A} + B + C \cdot C') \cdot (\bar{B} + C + A \cdot A')$$

$$\Rightarrow (A' + B + C) \cdot (A' + B + C') \cdot (A + B' + C) \cdot (A' + B' + C)$$

A	B	C	Term	Max Term
0	0	0	$A + B + C$	m_0
0	0	1	$A + B + C'$	m_1
0	1	0	$A + B' + C$	m_2
0	1	1	$A + B' + C'$	m_3
1	0	0	$A' + B + C$	m_4
1	0	1	$A' + B + C'$	m_5
1	1	0	$A' + B' + C$	m_6
1	1	1	$A' + B' + C'$	m_7

\therefore Short hand notation:

$$\Pi(m_4, m_5, m_2, m_6)$$

$$\Rightarrow \Pi(2, 4, 5, 6)$$

c) $(x+y) \cdot (x+z)$

$$\text{Sof: } (x+y + z \cdot z') \cdot (x' + z + y \cdot y')$$

$$\Rightarrow (x+y+z) \cdot (x+y+z') \cdot (x'+y+z) \cdot (x'+y'+z)$$

\therefore Short hand notation:

$$\Rightarrow \Pi(m_4, m_1, m_0, m_6)$$

$$\Rightarrow \Pi(0, 1, 4, 6)$$

\diamond SOP to POS:

$$* F = m(\bar{x}yz + x\bar{y}z + xy\bar{z} + \bar{x}\bar{y}\bar{z}) \quad [m \rightarrow \text{min terms}]$$

$$\text{SOP: } \begin{smallmatrix} 0 \\ 3 \\ 5 \\ 7 \end{smallmatrix} \quad \begin{smallmatrix} 1 \\ 1 \\ 1 \\ 1 \end{smallmatrix}$$

Missing terms:

$$\begin{smallmatrix} 0 \\ 0 \\ 0 \\ 0 \\ 2 \\ 4 \\ 6 \end{smallmatrix} \quad \begin{smallmatrix} 1 \\ 1 \\ 1 \\ 1 \\ 0 \\ 0 \\ 0 \end{smallmatrix}$$

$$\text{POS: } \Pi(m_0 \cdot m_2 \cdot m_4 \cdot m_6)$$

$$\therefore F \Rightarrow \Pi[(x+y+z) \cdot (x+\bar{y}+z) \cdot (\bar{x}+y+z) \cdot (\bar{x}+\bar{y}+z)]$$

$$b) F = A + BC$$

$$\text{Sof: } A(B+B')(C+C') + BC(A+A')$$

$$\Rightarrow (AB+AB')(C+C') + ABC + A'BC$$

$$\Rightarrow \underline{ABC} + AB'C + ABC' + AB'C' + \underline{ABC} + A'BC$$

$$\Rightarrow \bar{A}BC + A'BC + AB'C + ABC' + AB'C'$$

* short hand notation:

$$F = m_7 + m_3 + m_5 + m_6 + m_4$$

$$\Rightarrow \pi(7, 6, 5, 4, 3)$$

$$c) F = \bar{Y} + \bar{X}\bar{Z}$$

$$\text{Sof: } \Rightarrow Y'(X+X')(Z+Z') + X'Z'(Y+Y')$$

$$\Rightarrow (XY' + X'Y')(Z+Z') + X'YZ' + X'Y'Z'$$

A	B	C	D	Term	Max Term
0	0	0	0	$A+B+C+D$	m_0
0	0	0	1	$A+B+C+\bar{D}$	m_1
0	0	1	0	$A+B+\bar{C}+D$	m_2
0	0	1	1	$A+B+\bar{C}+\bar{D}$	m_3
0	1	0	0	$A+\bar{B}+C+D$	m_4
0	1	0	1	$A+\bar{B}+C+\bar{D}$	m_5
0	1	1	0	$A'+\bar{B}+\bar{C}+D$	m_6
0	1	1	1	$A'+\bar{B}+\bar{C}+\bar{D}$	m_7
1	0	0	0	$\bar{A}+B+C+D$	m_8
1	0	0	1	$\bar{A}+B+C+\bar{D}$	m_9
1	0	1	0	$\bar{A}+B+\bar{C}+D$	m_{10}
1	0	1	1	$\bar{A}+B+\bar{C}+\bar{D}$	m_{11}
1	1	0	0	$\bar{A}+\bar{B}+C+D$	m_{12}
1	1	0	1	$\bar{A}+\bar{B}+C+\bar{D}$	m_{13}
1	1	1	0	$\bar{A}+\bar{B}+\bar{C}+D$	m_{14}
1	1	1	1	$\bar{A}+\bar{B}+\bar{C}+\bar{D}$	m_{15}

* short hand notation:

$$\pi(m_0, m_1, m_2, m_8, m_4, m_5, m_9, m_{10}, m_{11},$$

$$m_3)$$

Max terms (POS):

$$a) (x+y) \cdot (x'+z)$$

Sof: $[(x+y)+(z \cdot z')] \cdot [(x'+z)+(y \cdot y')]$
 $\Rightarrow [(x+y+z) \cdot (x+y+z')] \cdot [(x'+y+z) \cdot (x'+y'+z)]$

$$b) (\bar{A}+B) \cdot (\bar{B}+C)$$

Sof: $[(\bar{A}+B)+(C \cdot C')] \cdot [(\bar{B}+C)+(A \cdot A')]$
 $\Rightarrow (A'+B+C) \cdot (A'+B+C') \cdot (A+B'+C) \cdot (A'+B'+C)$

\Rightarrow Min terms:

$$a) f = A \cdot [B+C(AB+AC)]$$

Sof: $A \cdot [B+C(AB+AC)]$
 $\Rightarrow A \cdot [B+C \cdot AB + AC]$

$$\Rightarrow A \cdot B + ABC + AC$$

$$\Rightarrow AB(C+C') + ABC + AC(B+B')$$

$$\Rightarrow \underline{ABC} + \underline{ABC'} + \underline{ABC} + \underline{ABC} + \underline{AB'C}$$

$$\Rightarrow ABC + ABC' + AB'C$$

* In SOP,

$$A(x \cdot B) + x \cdot C(x+x)$$

Term Min terms

$$0 \quad 0 \quad 0 \quad \bar{A} \cdot \bar{B} \cdot \bar{C} \quad m_0$$

$$0 \quad 0 \quad 1 \quad \bar{A} \cdot \bar{B} \cdot C \quad m_1$$

$$0 \quad 1 \quad 0 \quad \bar{A} \cdot B \cdot \bar{C} + A \cdot \bar{B} \cdot \bar{C} + A \cdot B \cdot C \quad m_2$$

$$0 \quad 1 \quad 1 \quad \bar{A} \cdot B \cdot C \quad m_3$$

$$1 \quad 0 \quad 0 \quad A \cdot \bar{B} \cdot \bar{C} + A \cdot \bar{B} \cdot C + A \cdot B \cdot \bar{C} \quad m_4$$

$$1 \quad 0 \quad 1 \quad A \cdot \bar{B} \cdot C \quad m_5$$

$$1 \quad 1 \quad 0 \quad A \cdot B \cdot \bar{C} \quad m_6$$

$$1 \quad 1 \quad 1 \quad A \cdot B \cdot C \quad m_7$$

Short hand notation:

$$F_D = m_1 + m_6 + m_5 + \bar{m}_0 + \bar{m}_2 + \bar{m}_4 + \bar{m}_7$$

$$\Rightarrow \sigma(m_1, m_6, m_5) \cdot \bar{m}_0 + \bar{m}_2 + \bar{m}_4 + \bar{m}_7$$

$$\Rightarrow \sigma(7, 6, 5) \cdot \bar{m}_0 + \bar{m}_2 + \bar{m}_4 + \bar{m}_7$$

* POS to Canonical POS:

$$F = (P+q) \cdot (P+q') \cdot (q+q') \quad [A \cdot A' = 0]$$
$$\text{Sof: } [(P+q)+(q_1 \cdot q_1')] \cdot [(P+q)+(q \cdot q')] \cdot [(q+q)+(p+p')] \\ \Rightarrow [(P+q+q_1) \cdot (P+q+q_1')] \cdot [(P+q+q_1) \cdot (P+q'+q_1)] \\ \cdot [(P+q+q_1) \cdot (p'+q+q_1)] \quad [A \cdot A = A]$$
$$\Rightarrow (P+q+q_1) \cdot (P+q+q_1') \cdot (P+q'+q_1) \cdot (P'+q+q_1)$$

* Canonical POS to POS:

$$F = (P+q+q_1) \cdot (P+q+q_1') \cdot (P+q'+q_1) \cdot (P'+q+q_1)$$
$$\text{Sof: } (P+q+q_1)(P+q+q_1')(P+q+q_1) \cdot (P+q+q_1') \cdot (P+q'+q_1) \\ \cdot (P'+q+q_1) \quad [A = A \cdot A]$$
$$\Rightarrow [(P+q+q_1) \cdot (P+q+q_1')] \cdot [(P+q+q_1) \cdot (P+q'+q_1)] \\ \cdot [(P+q+q_1) \cdot (P'+q+q_1)] \quad [0 = A \cdot \bar{A}]$$
$$\Rightarrow [(P+q)+(q_1 \cdot q_1')] \cdot [(P+q)+(q \cdot q')] + [(P+p')+(q+q_1)] \\ \Rightarrow (P+q) \cdot (P+q) \cdot (q+q_1)$$

⇒ Min terms:

a) $F = x'z' + y'z' + yz' + xy \quad (\text{SOP})$

$$\text{Sof: } x'z'(y+y') + y'z'(x+x') + yz'(x+x') + xy(z+z') \\ \Rightarrow \underline{x'z'y} + \underline{x'z'y'} + \underline{xy'z'} + \underline{x'y'z'} + xyz' + \underline{x'z'y} + xyz \\ \Rightarrow x'z'y' + x'z'y + xyz + xy'z' + xyz'$$

b) $F = AC + B'D + A'CD + ABCD$

$$\text{Sof: } \Rightarrow AC(B+B')(D+D') + B'D(A+A')(C+C') \\ + A'CD(B+B') + ABCD \\ \Rightarrow (ACB+ACB')(D+D') + (AB'D+A'B'D)(C+C') \\ + (A'BCD+A'B'CD) + ABCD \\ \Rightarrow \underline{ACD} + \underline{AB'CD} + \underline{ABC'D} + \underline{AB'CD'} + \underline{AB'CD} + \underline{AB'C'D} \\ + \underline{A'B'CD} + \underline{A'B'C'D} + \underline{A'BCD} + \underline{A'B'CD} + \underline{ABCD} \\ \Rightarrow ABCD + A'B'CD + A'B'C'D + AB'CD + ABCD' + A'B'CD' \\ + AB'C'D + A'BCD$$

* In SOP,

A	B	Term	Minterms
0	0	$\bar{A} \cdot \bar{B}$	m_0
0	1	$\bar{A} \cdot B$	m_1
1	0	$A \cdot \bar{B}$	m_2
1	1	$A \cdot B$	m_3

Ex: $F = \bar{A} \cdot \bar{B} + A \cdot B$

$$\Rightarrow \Sigma(m_0 + m_3) \Rightarrow \Sigma(0, 3) \rightarrow \text{Active}$$

$$\& F' = \bar{A} \cdot B + A \cdot \bar{B} \quad [\text{Inverse}]$$

$$\Rightarrow \Sigma(m_1 + m_2) \Rightarrow \Sigma(1, 2) \rightarrow \text{Active}$$



* In POS,

A	B	Term	Max-Terms
0	0	$A + B$	m_0
0	1	$A + \bar{B}$	m_1
1	0	$\bar{A} + B$	m_2
1	1	$\bar{A} + \bar{B}$	m_3

Ex: $F = (A+B) \cdot (\bar{A}+B) \cdot (\bar{A}+\bar{B})$

$$\Rightarrow \Pi(m_0 \cdot m_3) = \Pi(0, 3)$$

$$\& F' = (A+\bar{B}) \cdot (\bar{A}+B) \cdot [\text{Inverse}]$$

$$\Rightarrow \Pi(m_1 \cdot m_2) \Rightarrow \Pi(1, 2)$$

\Rightarrow SOP to Canonical SOP:

$$* F = pq + pr + qr.$$

Sol: $F = pq(r+r') + pr(q+q') + qr(p+p')$ ($I = A+A'$)

$$\Rightarrow \underline{pqr} + \underline{par'} + \underline{pqr} + \underline{prq'} + \underline{pqr} + p'rqr.$$

$$\Rightarrow pqr + pqr' + par' + pa'r + p'rqr. \quad (A+A=1)$$

\Rightarrow Canonical SOP to SOP:

$$* F = pqr + pqr' + pq'r + p'rqr.$$

Sol: $pqr + pqr' + pqr + pq'r + pqr + p'qr$ ($A=A+A$)

$$\Rightarrow pq(r+r') + pr(q+q') + qr(p+p')$$

$$\Rightarrow pq + pr + qr. \quad (A+A'=1)$$

$$* F = \bar{A}\bar{B}(A+B)(\bar{B}+B)$$

$$\Rightarrow \bar{A}\bar{B}(A+\bar{B})$$

$$\Rightarrow A\bar{A}B + \bar{A}B\bar{B}$$

$$\Rightarrow 0+0=0$$

$$\therefore F=0$$

$$[\because A \cdot A' = 0]$$

Standard form: Each term doesn't have all literals
for a Boolean Expression, there are two kinds of Canonical forms:

1. Sum of products / Sum of min-terms

\Rightarrow A min-term is a product of all variables taken either in direct or complemented form.

\Rightarrow Any boolean func can be expressed as a sum of its min-terms & the inverse of the func can be expressed as 0 min-terms.

2. Product of sums / Product of Max terms.

\Rightarrow A max term is a addition of all variables taken either in direct or complemented form.

\Rightarrow Any boolean func can be expressed as a product of 0 max terms & the inverse of the func can be expressed as 1 max terms.

\Rightarrow Sum of products, (SOP)

• $F(\text{list of variables}) = \sum(\text{list of min. term indices})$

Inverse. • $F'(\text{list of variables}) = \sum(\text{list of 0 min. term indices})$

\Rightarrow In product of sums, (POS)

• $F(\text{list of variables}) = \prod(\text{list of 0 max term indices})$

&

• $F'(\text{list of variables}) = \prod(\text{list of 1 max term indices})$

($A+A=A$)

($1=1+0=1$)

($1=1 \cdot 1=1$)

$\therefore P \cdot P = P$

$$* F = A'B' + AC' + B'C'$$

$$\text{Sol: } A'B' + AC' + B'C'(A + \bar{A})$$

$$\Rightarrow A'B' + AC' + A \cdot B'C' + \underline{A'B'C'}$$

$$\Rightarrow A'B'(1+C') + C'(A+AB')$$

$$\Rightarrow A'B'(1) + C'(A+AB')$$

$$\Rightarrow A'B' + C'(A)(1+B')$$

$$\Rightarrow AB' + AC'$$

$$\therefore F = A'B' + AC'$$

$$* F = AB + B\bar{C} + AC$$

$$\text{Sol: } AB + BC + AC$$

$$\Rightarrow AC + B\bar{C} + B \cdot AC + ACB$$

$$\Rightarrow B\bar{C}(1+A) + \bar{A}C(1+\bar{B})$$

$$\Rightarrow B\bar{C} + \bar{A}C$$

$$\therefore F = AC + B\bar{C}$$

$$* F = \bar{A}\bar{B} + BC + AC$$

$$\text{Sol: } A\bar{B} + BC + AC(B + \bar{B})$$

$$\Rightarrow A\bar{B} + BC + ABC + AC\bar{B}$$

$$\Rightarrow BC(1+A) + A\bar{B}(1+C)$$

$$\Rightarrow BC + A\bar{B}$$

$$\therefore F = A\bar{B} + BC$$

$$* F = x'yz + x'y\bar{z}' + xz$$

$$\text{Sol: } x'y(z + z') + xz$$

$$\Rightarrow x'y + xz$$

$$\therefore F = x'y + xz$$

$$* F = A + A \cdot B$$

$$\text{Sol: } A(1+B) = A$$

$$\therefore F = A$$

$$* (A+B) \cdot (A+C)$$

Sol: $(A+B) \cdot A + (A+B) \cdot C$ (or) $(A+C) \cdot A + B \cdot (A+C)$

$$\Rightarrow 1 \cdot A + C \cdot A + C \cdot B \Rightarrow A + A \cdot B + B \cdot C$$

$$\Rightarrow A \cdot (1+C) + CB \Rightarrow A + \underbrace{A \cdot C}_{(A+A \cdot C)} + C \cdot B \Rightarrow A + BC$$

$$\Rightarrow A + BC$$

$$\boxed{\therefore (A+B) \cdot (A+C) = A + BC}$$

$$* F = \bar{A} (A+B) + (B+A \cdot A) \cdot (A+\bar{B})$$

Sol: $A \cdot \bar{A} + A' \cdot B + (B+A) \cdot (A+\bar{B})$

$$\Rightarrow A' \cdot B + A \cdot (A+B) + \bar{B} \cdot (A+B) \quad (A \cdot A' = 0)$$

$$\Rightarrow A + A' B + A \cdot \bar{B} + B \cdot B' \quad (B \cdot B' = 0)$$

$$\Rightarrow A + A' B + AB' \quad (A \cdot B + B \cdot A = 0)$$

$$\Rightarrow A(1+B') + AB' \quad (1+B' = 1)$$

$$\Rightarrow A + A' B \quad (A \cdot A' = 0)$$

$$\Rightarrow A + B \quad (\text{Simplification law}),$$

(Or).

$$\bar{A}(A+B) + (A+B)(A+\bar{B})$$

$$\Rightarrow A+B(\bar{A} + A + \bar{B})$$

$$\Rightarrow A+B(1+\bar{B}) = A+B.$$

$$\boxed{\therefore F = A+B.}$$

$$* F = AB + A'C + BC.$$

Sol: $AB + A'C + BC \cdot 1$

$$\Rightarrow AB + A'C + BC \cdot (A + \bar{A})$$

$$\Rightarrow AB + A'C + BC \cdot A + BC \cdot A'$$

$$\Rightarrow AB + ABC + A'(C + BC)$$

$$\Rightarrow AB + ABC + C \cdot A'$$

$$\Rightarrow AB(1+C) + A'C$$

$$\Rightarrow AB + A'C. \quad (1+C = 1)$$

$$\boxed{\therefore F = AB + A'C.}$$

* Solve the expression $F = AB + AB'C + AB'C'$.

$$\text{Sol: } AB + AB'(C+C')$$

$$\Rightarrow AB + AB'(1)$$

$$\Rightarrow A \cdot (B+B') = A \cdot 1 = A$$

A	B	C	B'	C'	$A \cdot B$	$A \cdot B'$	$(AB)'C$	$(AB)' \cdot C'$	F
0	0	0	1	1	0	0	0	0	0
0	0	1	1	0	0	0	0	0	0
0	1	0	(0 \cdot A)	1 \cdot (A \cdot 0)	(0 \cdot A) \cdot 0	0	0	0	0
0	1	1	0	0	0	0	0	0	0
1	0	0	1	(B \cdot 1)	1 \cdot B	0	0	0	0
1	0	1	1	0	0	1	1	0	1
1	1	0	0	1	0	0	0	0	0
1	1	1	0	0	1	0	0	0	1

$$\therefore F = A$$

* Solve the expression $F = A'B + BC' + BC + AB'C'$.

$$\text{Sol: } F = A'B + BC' + BC + AB'C' + BC'$$

$$\Rightarrow A'B + B(C+C') + AB'C' + BC' \quad (\because BC' = BC' + BC')$$

$$\Rightarrow A'B + B(1) + AB'C' + BC'$$

$$\Rightarrow B + A'B + C'(B+AB')$$

$$\Rightarrow A'B + B + C'(B+A)$$

$$\Rightarrow B(A'+1) + C'(B+A)$$

$$\Rightarrow B + C' \cdot B + AC'$$

$$\Rightarrow B(1+C') + AC'$$

$$\Rightarrow B + AC'$$

$$\therefore F = B + AC'$$

$$A = BA + BA$$

	A	B	C	$B+C$	$A \cdot (B+C)$	$A \cdot B$	$A \cdot C$	$(A \cdot B) + (A \cdot C)$
0	0	0	0	0	0	0	0	0
0	0	1	1	1	0	0	0	0
0	1	0	1	1	0	0	0	0
0	1	1	1	1	0	0	0	0
1	0	0	0	0	0	1	0	1
1	0	1	1	1	0	1	0	1
1	1	0	1	1	1	0	0	1
1	1	1	1	1	1	1	1	1

$$\therefore A \cdot (B+C) = (A \cdot B) + (A \cdot C).$$

10.	A	B	$\bar{N}A$	$\bar{N}B$	$A \cdot B$	$\bar{N}(A \cdot B)$	$(\bar{N}A) + (\bar{N}B)$
i)	0	0	1	1	0	1	1
	0	1	1	0	0	1	1
	1	0	0	1	0	0	1
	1	1	0	0	1	0	1

$$\therefore \bar{N}(A \cdot B) = (\bar{N}A) + (\bar{N}B).$$

* Solve the following Boolean expression: $F = AB + AB'$.

$$\text{Sol: } F = AB + AB'$$

$$\Rightarrow A \cdot (B + B')$$

$$\Rightarrow A \cdot (1) = A \quad \text{cross check using truth table}$$

$$\therefore F = AB + AB' = A$$

#	A	B	$\bar{N}B$	$(A \cdot B')$	$A \cdot (\bar{N}B)$	$AB + AB'$
	0	0	1	0	0	0
	0	1	0	0	0	0
	1	0	1	1	1	1
	1	1	0	0	1	1

$$\therefore AB + AB' = A$$

\Rightarrow Boolean / Algebraic Identities:

- It is a set of rules used to simplify the Boolean expressions.

- These are used when list of variables are less.

1. Double Complement Law: $\sim(\sim A) = A$

2. Complement Law: (i) $A + (\sim A) = 1$ (OR form)

(ii) $A \cdot (\sim A) = 0$ (AND form).

3. Idempotent Law: (i) $A + A = A$ (OR form)

(ii) $A \cdot A = A$ (AND form)

ii. Identity Law:

4. Dominance Law: (i) $A + 1 = 1$ (OR form) (ii) $A + 0 = A$

(iii) $A \cdot 0 = 0$ (AND form) (iv) $A \cdot 1 = A$

5. Commutative Law: (i) $A + B = B + A$ (OR form)

(ii) $A \cdot B = B \cdot A$ (AND form)

6. Associative Law: (i) $A + (B + C) = (A + B) + C$ (OR)

(ii) $A \cdot (B \cdot C) = (A \cdot B) \cdot C$ (AND)

7. Absorption Law: (i) $A \cdot (A + B) = A$ (ii) $A + (A \cdot B) = A$.

8. Simplification Law: (i) $A \cdot (N\bar{A} + B) = A \cdot B$ (ii) $A + (N\bar{A} \cdot B) = A + B$

$$1 + A' = 1$$

9. Distributive Law: (i) $A + (B \cdot C) = (A + B) \cdot (A + C)$

(ii) $A \cdot (B + C) = (A \cdot B) + (A \cdot C)$

10. De-Morgan's Law: (i) $N(A \cdot B) = (N\bar{A}) + (N\bar{B})$

3 variable

$2^3 = 8$ values

2 variables

$2^2 = 4$ values

9.

(ii) $N(A + B) = (N\bar{A}) \cdot (N\bar{B})$

* i)

A	B	C	$B \cdot C$	$A + (B \cdot C)$	$A + B$	$A + C$	$(A + B) \cdot (A + C)$
0	0	0	0	0	0	0	0
0	0	1	0	0	0	1	0
0	1	0	0	0	1	0	0
0	1	1	1	1	1	1	1
1	0	1	0	1	1	1	1
1	1	0	0	1	1	0	0
1	1	1	1	1	1	1	1

$$\therefore A + (B \cdot C) = (A + B) \cdot (A + C)$$

∴ Corrected Code : 10001100

* For Odd Parity,

Ex: 1001.

1	0	0	P ₄	1	P ₂	P ₁
7	6	5	4	3	2	1

$$\bullet P_1 = (3, 5, 7) = 1 \quad (1's(E))$$

$$\bullet P_2 = (3, 6, 7) = 1 \quad (1's(E))$$

$$\bullet P_4 = (5, 6, 7) = 0 \quad (1's(0))$$

∴ Hamming Code = 1000111

• Error Code : 0000011

$$\bullet E_1 = (1, 3, 5, 7) = 1 \quad A \oplus B = B \oplus A \quad (i)$$

$$\bullet E_2 = (2, 3, 5, 7) = 1 \quad A \cdot B = B \cdot A \quad (ii)$$

$$\bullet E_3 = (4, 5, 6, 7) = 1 \quad 1's(E)$$

∴ It = 7th position of Error

∴ Corrected Code : 1000111

⇒ Logic Gates: AND OR

• A B \bar{A} \bar{B} $A \cdot B$ $A + B$ $\bar{A} \cdot \bar{B}$ $\bar{A} + \bar{B}$ $A \oplus B$ $A \odot B$.


$$0 \quad 0 \quad | \quad 1 \quad 0 \quad 0$$

$$0 \quad 1 \quad | \quad 0 \quad 0 \quad 1 \quad 1 \quad 0 \quad 1 \quad 1 \quad 0 \quad 1 \quad 0 \quad 1 \quad 0$$


$$1 \quad 0 \quad | \quad 0 \quad 1 \quad 1 \quad 0 \quad 1 \quad 0 \quad 0 \quad 1 \quad 0 \quad 1 \quad 0 \quad 1$$

$$1 \quad 1 \quad | \quad 1 \quad 1$$


• AND:




• OR:



• NAND:




• NOR:



• XOR:



• XNOR:



• NOT:



- (In general, we req. to solve even PB).
- Set a PB to 0, if the total no. of 1's count is even.
 - The total no. of PB's added to our original message is described as, $2^P \geq P + m + 1$
where $P \rightarrow$ PB's number
 $m \rightarrow$ message / data bit.

\Rightarrow Ex: 1001 (4-bit) ; $m = 4$ (For Even Parity)

$$2^P \geq P + 4 + 1 \Rightarrow P = 3$$

- Note: The min. no. of PB's req. for 4-bit message

$$\Rightarrow 3$$

- Hamming Code for 4-bit message is represented by $(7, 4)$.

Sol:

1	0	0	1	1	0	0	←	original message bits
D ₇	D ₆	D ₅	P ₄	D ₃	P ₂	P ₁		
7	6	5	4	3	2	1		

$\bullet P_1 = (1, \underbrace{3, 5, 7}_{101})$ (no. of 1's = 2(E))

$\boxed{PB = 0}$

$$\bullet P_2 = (2, \underbrace{3, 5, 7}_{101}) \quad (1's = 2(E))$$

$\boxed{PB = 0}$

$$\bullet P_4 = (4, \underbrace{5, 6, 7}_{001}) \quad (1's = 1(0))$$

$\boxed{PB = 1}$

\therefore Hamming Code = 1001100 \rightarrow Encoded message

- To encode the original message, PB's are added.
- No. of error bits are equal to the no. of PB's added.

Eg: $E_1 = (1, 3, 5, 7) = 0$, 1's(E) indicates 10 \rightarrow Error position!

$E_2 = (2, 3, 6, 7) = 1$, 1's(0)

$E_3 = (4, 5, 6, 7) = 1$, 1's(0)

Error detection

$(1011100, 1, 0) = 6$ (110)

position of Error -

detect & correct the errors that occurs when the data is moved/stored from sender to the receiver.

- ⇒ Alphanumeric Codes:
• It is the combination of alphabets, numbers, special characters and signals.

* Hamming Code Techniques (Single-bit error code)

- It is a set of error correction codes.
- ⇒ Parity Bit: It is a bit appended to the original data to ensure that total no. of 1's in the data are even, or odd.

- There are 2 types of parity bits

- 1. Even parity

- 2. Odd parity

- * In even parity, if no. of 1's are even, then parity bit will be 0 & if no. of 1's are odd in no., then parity bit will be 1.

- * Ex: 11100 ; no. of 1's = 3 (odd)

$$\text{So, parity bit } = 1 \quad (1+1+0=3) \quad (\text{odd}) = 1.$$

- * In odd parity, if no. of 1's are even, then PB = 1 & if odd, PB = 0.

- Ex: 11100 ; no. of 1's = 3 (0)

$$PB = 0.$$

⇒ General Algorithm:

- Write the bit positions from Parity int above.
- Set the PB positions from 2^0 to 2^n where $n=4$.
- Add data bits at remaining positions.
- Set PB covering $2^0 = 1$ (check 1 bit & skip 1 bit) → (1, 3, 5)
 $2^1 = 2$ (check 2 bits & skip 2) → (2, 3, 6, 7)
 $2^2 = 4$ (check 4 & skip 4) → (4, 5, 6, 7)
- Set a PB to 1, if the total no. of 1's count is odd.

<u>DC</u>	<u>Gray</u>	<u>BCD</u>
0	0000	0000
1	0001	0001
2	0011	0010
3	0010	0011
4	0110	0100
5	0111	0101
6	0101	0110
7	0100	0111
8	1100	1000
9	1101	1001

⇒ BCD (Binary Coded Decimal): It is a way to represent or express decimal number system in which each digit is represented with 4-bit binary group.

- ⇒ Binary • BCD
- * Length is limitless * Its length should be 4 bits.
- * We can do it * 0-9 combinations are valid & for all values, remaining are invalid (10-15) * It is similar to decimal number system.
- * ASCII - American Standard Code for Information Interchange

- ⇒ Error Correction / Detection: (It is a condition when output information doesn't match with the input info. To avoid this, we use error detecting codes. (Hamming code technique))
- * It is developed by R.W. Hamming. It is a set of error correction codes that can be used to

* Gray : (Reflected binary code)

X-OR:	A	B	$A\bar{B} + \bar{A}B$
	0	0	0
	1	0	1
	0	1	1
	1	1	0

* Two successive values differ only in 1 bit.

» DC BCD.

0	0 0 0 0	Gray.
1	0 0 0 1	0 0 0 0
2	0 0 1 0	0 0 0 1
3	0 0 1 1	0 0 1 1
4	0 1 0 0	0 0 1 0
5	0 1 0 1	0 1 1 0
6	0 1 1 0	0 1 1 1
7	0 1 1 1	0 1 0 1
8	1 0 0 0	0 1 0 0
9	1 0 0 1	1 1 0 0

⇒ Note: $b_3 \rightarrow b_2 \rightarrow b_1 \rightarrow b_0$ (performed in reverse).

i) original code: $\xrightarrow{\text{most significant bit}} \xrightarrow{\text{least significant bit}}$

Gray Code:

$$\begin{array}{cccc} g_3 & g_2 & g_1 & g_0 \\ \hline \end{array} * \left\{ \begin{array}{l} g_3 = b_3 \\ g_2 = b_2 \oplus b_3 \\ g_1 = b_1 \oplus b_2 \\ g_0 = b_0 \oplus b_1 \end{array} \right.$$

ii) Gray Code: $\xrightarrow{\text{stays the same}}$

$$\begin{array}{cccc} g_3 & g_2 & g_1 & g_0 \\ \hline \end{array}$$

Binary Code: $\xrightarrow{\text{stays the same}}$

$$\begin{array}{cccc} b_3 & b_2 & b_1 & b_0 \\ \hline \end{array} * \left\{ \begin{array}{l} b_0 = b_1 \oplus g_0 \\ b_1 = b_2 \oplus g_1 \\ b_2 = b_3 \oplus g_2 \\ b_3 = g_3 \end{array} \right.$$

(stays the same.)

Ex: $\begin{array}{cccc} 0 & 0 & 1 & 1 \\ \hline \end{array}$

0 0 1 1

Non-Weighted Codes: (No principle).
 Eg: $\begin{array}{r} 1 \\ + 0 \\ \hline 1 \end{array}$ (2) (Derived from BCD 8421)
 $\begin{array}{r} 0110 \\ + 0110 \\ \hline 1000 \end{array}$ (6) Eg: X_{S-3} , Gray
 (It is used to express decimal values).

⇒ Binary Addition:

$$\begin{array}{r} A & B & A+B \\ 0 & 0 & 0 \\ 1 & 0 & 1 \\ 0 & 1 & 1 \\ 1 & 1 & 0 \\ \hline & & 0 \text{ with carry 1.} \end{array}$$

$$\begin{array}{r} 0111 \\ + 0011 \\ \hline 1010 \end{array} \quad (7) \quad (3) \quad (10)$$

* X_{S-3} :

DC

BCD

Non-weighted (X_{S-3}).

DC	BCD
0	0000
1	0001
2	0010
3	0011
4	0100
5	0101
6	0110
7	0111
8	1000
9	1001

* 0: 0000

$$\begin{array}{r} 0011 \\ + 0011 \\ \hline 0011 \end{array}$$

* 4: 0100

$$\begin{array}{r} 0011 \\ + 0111 \\ \hline 0111 \end{array}$$

* 7: 0111

$$\begin{array}{r} 0011 \\ + 0011 \\ \hline 1010 \end{array}$$

A

* 1: 0001

$$\begin{array}{r} 0011 \\ + 0100 \\ \hline 0100 \end{array}$$

* 5: 0101

$$\begin{array}{r} 0011 \\ + 1000 \\ \hline 1000 \end{array}$$

* 8: 1000

$$\begin{array}{r} 0011 \\ + 1011 \\ \hline 1011 \end{array}$$

B

* 2: 0010

$$\begin{array}{r} 0011 \\ + 0101 \\ \hline 0101 \end{array}$$

* 6: 0110

$$\begin{array}{r} 0011 \\ + 1001 \\ \hline 1001 \end{array}$$

C

* 3: 0011

$$\begin{array}{r} 0011 \\ + 0110 \\ \hline 0110 \end{array}$$

\Rightarrow Weighted Codes: (positional weight principle) obeys

* DC BCD Ex: 2421, 5421, 8121, 5211

0	0 1 0 0	0 1 0 0 0 0
1	0 0 1 0	0 0 1 0 0 0
2	0 0 0 1	0 0 0 1 0 0
3	0 0 1 0	0 0 1 0 0 1
4	0 0 0 1	0 0 0 1 1 0
5	0 1 0 0	0 1 0 0 1 0
6	0 1 0 1	0 1 0 1 0 0
7	0 1 1 0	0 1 1 0 0 0
8	0 1 1 1	0 1 1 1 0 0
9	1 0 0 0	1 0 0 0 1 0
	1 0 0 1	1 0 0 1 0 1
		$8+1=9$

(S-2X) Binary BCD

* DC BCD * Each position represents a wt.

(E) 1 1 0 0	5 4 0 2 1 0
(B) 0 0 1 0	0 0 0 0 0 0
(E) 1 0 1 0	0 0 0 1 0 0
(B) 0 1 1 0	0 0 1 1 0 0
(E) 1 1 1 0	0 1 1 1 0 0
(B) 0 0 0 1	0 0 0 1 1 0
(P) 1 0 0 1	0 1 0 0 1 0
(B) 0 1 0 1	0 1 0 1 0 0
(E) 1 0 1 1	0 1 0 1 1 0
(B) 1 1 0 1	0 1 1 0 1 0
(E) 1 1 1 1	0 1 1 1 1 0
(B) 0 0 1 1	1 0 0 0 0 0
(P) 1 1 0 0	1 0 0 1 1 0
(B) 0 1 1 1	1 0 1 0 0 0
(E) 1 0 0 0	1 0 1 0 0 1
(B) 1 1 1 0	1 0 1 0 1 0
(E) 1 1 0 1	1 0 1 1 0 0
(B) 0 1 0 1	1 1 0 0 1 0
(E) 1 1 1 1	1 1 0 1 1 0
(B) 0 0 0 0	1 1 1 1 0 0
(P) 1 1 1 0	1 1 1 1 1 0
(B) 0 0 1 0	1 1 1 1 1 1

$$\therefore (46)_8 = (38)_{10}$$

$$= (100110)_2$$

$$= (26)_{16}$$

$$4. (1010)_2 =$$

Sol: i) $(1010)_2 = ()_{10}$

$$\begin{array}{r} 1010 \\ 2^3 2^2 2^1 2^0 \end{array}$$

$$\Rightarrow 0 + 2 + 0 + 8 = (10)_{10}$$

ii) $(1010)_2 = ()_8$

$$001010$$

$$(12)_8$$

iii) $(1010)_2 = ()_{16}$

$$(A)_{16}$$

$$\therefore (1010)_2 = (10)_{10}$$

$$= (12)_8$$

$$= (A)_{16}$$

⇒ Binary Codes:

- Group of symbols → Binary Code.

which on entering numbers, letters, Alphanumeric gets converted into.

⇒ Advantages:

- For digital communication
- Suitable for computer applications.
- Implementation becomes easy.

⇒ Classification: Binary Codes

Weighted
codes

Non
weighted
codes

↓
BCD

(Binary coded
Decimal)

Error
correction/
Alpha-
Numeric
Defection.

$$2. (26)_{10} =$$

Sol: i) $(26)_{10} = ()_2$

$$\begin{array}{r} 2 | 26 \\ 2 | 13 - 0 \\ 2 | 6 - 1 \\ 2 | 3 - 0 \\ 2 | 1 - 1 \\ \hline & 0 - 1 \end{array}$$

$$\Rightarrow (011010)_2$$

ii) $(26)_2 = ()_8$

$$\begin{array}{r} 2 | 6 \\ (010110)_8 \end{array}$$

iii) $(26)_2 = ()_{16}$

$$\begin{array}{r} 2 | 6 \\ (0010\ 0110)_{16} \end{array}$$

$$\therefore (26)_{10} = (011010)_2$$

$$(26)_2 = (010110)_8$$

$$(26)_2 = (00100110)_{16}$$

$$\begin{array}{r} 8 | 26 \\ 8 | 3 - 2 \end{array}$$

$$\Rightarrow (32)_8$$

vii) $(26)_{10} = ()_{16}$

$$\begin{array}{r} 16 | 26 \\ 16 | 1 - 10(A) \end{array} \Rightarrow (1A)_{16}$$

$$\boxed{\therefore (26)_{10} = (32)_8 = (1A)_{16}}$$

iv) $(26)_8 = ()_{10}$

$$\begin{array}{r} 2^6 \\ 8^1 8^0 \end{array} \Rightarrow 16 + 6 = (22)_8$$

v) $(26)_{16} = ()_{10}$

$$\begin{array}{r} 2^6 \\ 16^1 16^0 \end{array} \Rightarrow 6 + 32 = (38)_{10}$$

$$\therefore (26)_8 = (22)_{10}$$

$$(26)_{16} = (38)_{10}.$$

$$3. (46)_8 =$$

Sol: i) $(46)_8 = ()_{10}$

$$\begin{array}{r} 4\ 6 \\ 8^1 8^0 \end{array}$$

$$\Rightarrow 6 \times 8^0 + 4 \times 8 = 6 + 32 = (38)_{10}.$$

ii) $(46)_8 = ()_2$

$$\begin{array}{r} 4\ 6 \\ (100110)_2 \end{array}$$

iii) $\Rightarrow (46)_8 = ()_{16}$

$$(00100110)_2$$

$$(2, 6)_{16}$$

⑤ Number System: They used to represent certain quantity or used to count discrete units. It has 4 categories:

1. Decimal (10).

2. Octal (8).

3. Binary (2).

4. Hexadecimal (16).

Positional Value

systems.

(i.e., the value of digits depends

on its position).

⇒ Conversions: (To encrypt the data).

- Binary N.s → Easier to implement.

- Decimal N.s → Common.

1. $(ABCD)_{16}$

Sol: i) $(ABCD)_{16} = ()_{10}$

10 11 12 13

$16^3 \quad 16^2 \quad 16^1 \quad 16^0$

$\Rightarrow 13 \times 16^0 + 12 \times 16^1 + 11 \times 256 + 10 \times 4096$

$\Rightarrow 13 + 192 + 2816 + 40960$

$\Rightarrow (43981)_{10}$

ii) $(ABCD)_{16} = ()_2$

$(1010101111001101)_2$

iii) $(ABCD)_{16} = ()_8$

$\Rightarrow 001|010|101|11|001|101$

1 2 5 7 1 5

$\Rightarrow (125715)_8$.

$\therefore (ABCD)_{16} = (43981)_{10}$

$= (1010101111001101)_2$

$= (125715)_8$.

DIGITAL COMPONENTS & DATA

REPRESENTATION

- ⇒ Computer organisation is concerned with the structure & behaviour of the computer system. It deals with the components of a connection in a system.
- ⇒ It tells us how exactly all the units in the system are arranged & interconnected i.e., signals, address & peripherals.
- ⇒ Data: It refers to the symbols that represent people, events, things & ideas.
- ⇒ Data Representation: It refers to the form in which data is stored, processed and transmitted. We can represent it in symbols, characters, text, no.'s, signals & special characters.

Bits and Bytes:

⇒ Bits → Binary digit. It stores data in either 0 or 1.

⇒ 4 bits → Nibble.

8 bits → Byte.

⇒ 1024 Bytes = 1 KB

1024 KB's = 1 MB.

1024 MB's = 1 GB.

1024 GB's = 1 TB.

1024 TB's = 1 PB.

1024 PB's = 1 EB.

1024 EB's = 1 ZB.

Memory Capacity Chart:

⇒ This chart is used to describe the storage capacity &