Pyrope, a modern HDL with a live flow



Haven Skinner, Sheng Hong Wang, Akash Sridhar, Rafael Trapani Possignolo, Jose Renau
Computer Engineering
University of California, Santa Cruz



Many Hardware Description Languages (HDL)

- Verilog, System Verilog
- Scala-based: Chisel, SpinalHDL
- Python-based: pyMTL, myHDL, pyRTL, migen
- Haskell-based: CλaSH*
- PSHDL*
- Bluespec



Some problems with current HDLs

- DSL artifacts
- HW artifacts
- Not fully synthesizable
- Unable to synthesize objects

HDLs tend to have DSL artifacts

```
// Chisel has == for SCALA, === for Chisel
io.v := y === UInt(0)

// pyRTL has special assignents
a <<= 3 // "assign, generated code"
a = 3 // "assign, in Python"</pre>
```

• DSL have faster development but mix two languages in one:

Chisel, CλaSH, myHDL, pyMTL, pyRTL

HDLs tend to have HW artifacts

```
a = 3
a = a + 1
assert(a==4); // may fail
```

• In several HDLs, the previous assertion may fail:

Chisel, SpinalHDL, CλaSH, PSHDL

Verilog (non-blocking)

HDLs can be not fully synthesize

```
a = 3
#3 // Not synthesizable
a = 4
```

Some HDLs are not fully synthesizable which adds complexity:

myHDL, Verilog, System Verilog

HDLs can not synthesize objects well

```
// no methods in input/outputs
a = input.get_value
```

• HDLs with synthesizable objects:

none



Informal poll for lack of adoption of HDLs

• Steep learning curve, language artifacts



Informal poll for lack of adoption of HDLs

- Steep learning curve, language artifacts
- Slow compilation and simulation



Informal poll for lack of adoption of HDLs

- Steep learning curve, language artifacts
- Slow compilation and simulation
- Verilog vs HDL (Most tools handle Verilog not X-HDL)
 - Difficult frequency/power/area feedback
 - Need to understand/debug generated verilog



Pyrope, a modern HDL with a live flow

- Steep learning curve, language artifacts
 - Modern and concise programming language, avoiding hardware specific artifacts
 - Static checks as long as they not produce false positives
 - Synthesis and simulation must be equal and deterministic
- Slow compilation and simulation
 - Live (under 30 secs) simulation, reload, and synthesis feedback goal
- Verilog vs HDL (Most tools handle Verilog not X-HDL)
 - Allows Pyrope 2 Verilog, edit Verilog, Verilog 2 Pyrope, edit Pyrope...



Things that Pyrope can not do

- Generic programming language, Pyrope is synthesizable
- No recursion, neither function nor variable instantiation recursion
- Loops/iterators unbound at compile time
- Any IO, syscall... besides debugging outputs
- rd/wr global variables
- Access objects with pointers. HDLs use hierarchy for references



Quick Dive to Pyrope

A Counter with a pipeline stage

```
// code/counter.prp file
if $enable {
  @total := @total + 1
}
```



A Counter with a pipeline stage

Pyrope

```
// code/counter.prp file
if $enable {
  @total := @total + 1
}
```

Verilog

```
module s1 (input clk,
           input reset,
           input enable,
           output [3:0] total);
 req [3:0] total flop;
 reg [3:0] total_next;
 assign total = total_flop;
 always_comb begin
   total_next = total;
   if (enable)
     total next = total + 1'b1;
 end
 always @(posedge clk) begin
   if (reset) begin
     total_flop <= 4'b0;</pre>
   end else begin
     total flop <= total next;</pre>
   end
 end
endmodule
```

A Counter with a pipeline stage

Pyrope

```
// code/counter.prp file
if $enable {
   @total := @total + 1
}
```

Pyrope unit test

Verilog

```
module s1 (input clk,
           input reset,
           input enable,
           output [3:0] total);
 req [3:0] total flop;
 req [3:0] total next;
 assign total = total_flop;
 always_comb begin
   total next = total;
   if (enable)
     total next = total + 1'b1;
 end
 always @(posedge clk) begin
   if (reset) begin
     total flop <= 4'b0;
   end else begin
     total flop <= total next;</pre>
  end
 end
endmodule
```

A Counter with a pipeline stage

Pyrope

```
// code/counter.prp file
if $enable {
  @total := @total + 1
}
```

Pyrope unit test

Verilog

```
module s2 (input clk,
           input reset,
           input enable,
           output [3:0] total);
 req [3:0] total flop;
 reg [3:0] total_next;
  assign total = total_next;
 always_comb begin
   total_next = total;
   if (enable)
     total next = total + 1'b1;
 end
 always @(posedge clk) begin
   if (reset) begin
     total_flop <= 4'b0;</pre>
   end else begin
     total flop <= total next;</pre>
   end
 end
endmodule
```

Testbenches

- Pyrope language testbenches are synthesizable
- Complex tests can interface with C++

Pyrope

```
// code/test1.prp file
mytest = ::{
   puts "Hello World"
   I 1 == 0+1
   yield
   c = 1
   f.a = 2
   f.b = 3

a = methodx c f
   I a.res == 6 and a.or == 0b11
}
```

C++

```
$find . -type f
./code/test1.prp
./mysrc/test2.cpp
$prp --run test1/mytest ./mysrc/test2.cpp
```

Quick Dive to Pyrope

A Ripple Carry Adder

```
// libs/adder/code/rca.prp file
fa = :(a b cin):{
 tmp = $a ^ $b
 %sum = tmp ^ $cin
 %cout = (tmp & $cin) | ($a & $b)
carry = $cin
                             // 0 if RCA without carry in
tmp = fa a[[i]] b[[i]] carry 	 // function call to fa
 %sum[[i]] = tmp.sum
 carry = tmp.cout
%cout = carry
test2 = ::{
 c = rca a:32 b:4 cin:0
 puts "sum is {0:b} {0}" c.sum  // print sum in binary and decimal
```

A Compact Ripple Carry Adder

```
// libs/adder/code/rca2.prp file
c = $cin
for i:(0..$a.__bits) {
    %sum[[i]] = $a[[i]] ^ $b[[i]] ^ c
    c = ($a[[i]] & $b[[i]] | ($a[[i]] & c) | ($b[[i]] & c)
}

test = ::{
    for a:(1..100) b:(0..33) c:(0 1) {
        d = rca2 a:a b:b cin:c
        I d.sum == (a+b+c)
    }
}
```

```
$find . -type f
./libs/adder/code/rca2.prp
$prp --run libs/adder/rca2/test
```

A Carry Lookahead Adder

```
// libs/adder/code/cla.prp file
%sum = rca.(a:$a b:$b cin:0).sum
g = $a & $b // Generate
p = a ^ b // Propagate
// 4 bit: c = g[[3]] | g[[2]] & p[[3]] | g[[1]] & p[[3]] & p[[2]] |...
c = $cin & &.(p) // &.(p) is and reduction fcall with p as argument
for i:(0..a. bits) {
  _{tmp} = g[[i]]
  for j:(i..(a.__bits-1)) {
    _tmp = _tmp & p[[j]]
  c = c \mid tmp
%cout = c
test = ::{
  for a:(1..40) b:(1..100) {
    c1 = cla a:a b:b cin:0
    c2 = rca a:a b:b cin:0
    I c1.cout == c2.cout
```

Specializing the adders

```
// libs/adder/code/scla.prp file
 cla = :(a b) when a.__bits==8:{
 s2 = cla a[[4..7]] b[[4..7]] cin:s1.cout // pass fast s1.cout as cin
 sum = (s2.sum s1.sum)[[]]
                        // bit concatenation
cla = :(a b) when a.__bits==12:{ // specialize cla when bits == 12
 s1 = cla \ a[[0...6]] \ b[[0...6]] \ cin:0 // ... vs .. ranges like in Ruby
 s2 = cla a[[6..11]] b[[6..11]] cin:s1.cout
 sum = (s2.sum s1.sum)[[]]
cla = :(a b):{
                                    // default CLA (not CLA, just RCA)
 $sum = rca.(a b cin:0).sum
test = ::{
 s = cla 3 5
 I s.sum == 8
```

\$prp --run libs/adder/scla/test

Quick Dive to Pyrope

Customizing the counter

Quick Dive to Pyrope

2 Pipeline stage adder

```
// code/add4.prp file
..+.. as /libs/adder/scla/.cla
s1 as /libs/adder/.rca
(%sum sum1 sum2) as __stage:true
sum1 = $a + $b
sum2 = $c + $c
%sum = s1 a:sum1.sum b:sum2.sum cin:0
test = ::{
 b as add4 a:1 b:2 c:3 d:4
 I b.sum == 0
 yield
 I b.sum == 0
 yield
 I b.sum == 10
```

Pyrope vs ...



vs Verilog

Verilog

```
// code/vsverilog.prp file
($a $b) as __bits:2
%c = $a + $b
```

- No inputs/outputs
- Infer bit sizes
- Automatic reset to zero
- No reg/wire
- No blocking/non-blocking

vs Chisel

Chisel

```
import Chisel._
class GCD extends Module {
 val io = new Bundle {
   val a = UInt(INPUT, 16)
   val b = UInt(INPUT, 16)
   val e = Bool(INPUT)
   val z = UInt(OUTPUT, 16)
   val v = Bool(OUTPUT)
 val x = Reg(UInt())
 val y = Reg(UInt())
 when (x > y) \{ x := x - y \}
 unless (x > y) { y := y - x }
 when (io.e) { x := io.a; y := io.b }
 io.z := x
 io.v := y === UInt(0)
object Example {
 def main(args: Array[String]): Unit = {
    chiselMain(args, () => Module(new GCD()))
```

```
test = ::{
   gcd as vschisel
   (a b z) as __bits:16
   z = gcd a:a.__rand b:b.__rand
   waitfor z
   puts "gcd for " a " and " b " is " z
}
```

- Global type inference
- No scala vs chisel syntax

vs Bluespec

BSV

```
module mkTb (Empty);
  Req#(int) cycle <- mkReg (0);</pre>
  rule count_cycles;
    cycle <= cycle + 1
   if (cycle > 7) $finish(0);
 endrule
 int x = 10;
 rule r;
    int a = x;
    a = a * a;
    a = a - 5;
    if (pack(cycle)[0] == 0) a = a + 1;
    else
                             a = a + 2:
    if (pack(cycle)[1:0] == 3) a = a + 3;
    for (int k=20; k<24; k=k+1)
      a = a + k;
    $display ("%0d: rule r, a=%0d",cycle,a);
  endrule
endmodule: mkTb
```

- More compact syntax
- More traditional language, no rules

vs migen (Python HDL)

migen

Pyrope

```
// code/vsmigen.prp file
if @counter {
    @counter -= 1 // @counter-- does not work
}else{
    @counter = $maxperiod
    @led = ~@led // Not %, @ is always valid
}

test = ::{
    b = vsmigen maxperiod:300000
    puts "led is {}" b.led
    yield 300000
    puts "led is {}" b.led
}
```

Avoid weird DSL syntax

vs pyRTL (Python HDL)

pyRTL

```
def fibonacci(n, req, bitwidth):
    a = pyrtl.Register(bitwidth, 'a')
    b = pyrtl.Register(bitwidth, 'b')
    i = pyrtl.Register(bitwidth, 'i')
    local n = pyrtl.Register(bitwidth, 'local n')
    done = pyrtl.WireVector(bitwidth=1, name='done')
    with pyrtl.conditional_assignment:
        with req:
            local n.next |= n
            i.next = 0
            a.next |= 0
            b.next |= 1
        with pyrtl.otherwise:
            i.next |= i + 1
            a.next |= b
            b.next |= a + b
    done <<= i == local n
    return a, done
```

Pyrope

```
// code/vspyrtl.prp file
(@a @b @i) as __bits:$bitwidth
if $n? {  // new request
    (@a @b @i) = (0 0 n)
}else{
    (@a @b @i) = (@b,@a+@b, @i-1)
}
if @i == 0 { %result = @a }
```

```
test = ::{
   seq = (0 1 1 2 3 5 8 13 21 34)
   for n:(0..9) {
      b = vspyrtl bitwidth:6 n:n
      waitfor b.result // multiple clocks
      I b.result == seq[n]
   }
}
```

same issues as chisel

vs PSHDL

PSHDL

```
module de.tuhh.ict.Timing {
    out uint a=1,b=2,c=3,d=4;
    a=b;
    b=c;
    c=d;
    d=5;
    // a == b == c == d == 5
}

module de.tuhh.ict.Timing {
    out register uint a=1,b=2,c=3,d=4;
    a=b;
    b=c;
    c=d;
    d=5;
    // a==2, b==3, c==4, d==5
}
```

Pyrope

```
// code/vspshdl.prp file
// % is the output vector
% = (a:1 b:2 c:3 d:4)
%a = %b
%b = %c
%c = %d
%d = 5
I % == (a:2 b:3 c:4 d:5)
```

Avoid hardware driven syntax

vs C\aSH

CXaSH

```
upCounter :: Signal Bool -> Signal (Unsigned 8)
upCounter enable = s
  where
    s = register 0 (mux enable (s + 1) s)
```

- Easier to guess hw mapping
- More familiar syntax

```
// code/vsclash.prp file
@upCounter as __bits:8
if $enable {
  @upCounter += 1
}
```

vs Liberty (LXE)

Liberty

```
using corelib;
instance gen:source;
instance hole:sink;
gen.create data = <<<</pre>
*data = LSE_time_get_cycle(LSE_time_now);
 return LSE signal_something | LSE_signal_enabled;
>>>;
gen.out ->[int] hole.in;
collector out.resolved on "gen" {
  header = <<<
#include <stdio.h>
    >>>:
  record = <<<
    if (LSE_signal_data_known(status) &&
        !LSE_signal_data_known(prevstatus)) {
      if(LSE_signal_data_present(status)) {
        printf(": %d\n", *datap);
      } else {
        printf(": No data\n");
 >>>;
```

```
// code/vsliberty.prp file
gen = ::{
    @data = @data + 1
}
sink = ::{
    if $data? {
        puts ": {}" $data
    }else{
        puts ": No data"
    }
}
s = sink __stage:true
g = gen __stage:true
s.data = g.data
```

- Clean syntax
- No extra verbosity
- Similar handshake idea

vs Dart

dart

```
class Person {
  Person.fromJson(Map data) {
    print('in Person');
class Employee extends Person {
  Employee.fromJson(Map data)
   : super.fromJson(data) {
    print('in Employee');
main() {
 var emp = new Employee.fromJson({});
// Cascade operations
a..field1 = 1
 ..field2 = 2
```

```
// code/vsdart.prp file
person.fromJson = ::{
   puts "in Person"
}

employee = person
employee.fromJson = ::{
   super $ // Notice, no fromJson
   puts "in Employee"
}

emp = employee.fromJson
// No cascade operations
a.field1 = 1
a.field2 = 2
```

- Prototype inheritance
- No memory (new/delete)

vs Reason

Reason

Pyrope

```
// code/vsreason1.prp file
unique if isBig and animal is Dog {
  result = 1
}elif isBig and animal is Car {
  result = 2
}elif isBig and animal is Bird {
  result = 3
}elif !isBig
  and animal is Bird or animal is Cat {
  result = 4
}elif !isBig and animal is Bird {
  result = 5
}
```

Pyrope mimics SystemVerilog unique keyword, no case or switch

vs Reason

Reason

```
let increment x => x + 1;
let double    x => x + x;

let eleven = increment (double 5);

let add = fun x y => x + y;
let addFive = add 5;
let eleven = addFive 6;
let twelve = addFive 7;
```

Pyrope has primitive currying

```
// code/vsreason.prp file
increment = :(x):{$x + 1 }
double = :(x):{$x + $x}

eleven = increment.(double.(5))

add = :(x y):{$x + $y}
addFive = \add // add reference, no call
addFive = ::{ super x:5 y:$y }
eleven = \addFive y:6
twelve = \addFive y:7
```

vs Python

Python

```
class objectTest():
   def __init__(self,a):
      self.value = a
    def get_value(self):
     return self.value
a = objectTest(1)
b = objectTest(1)
assert a
                     != b
assert a.get value() != b.get value
assert a.get value() == b.get value()
assert a.get value != b.get value
total = [x*x for x in range(10) if x % 2]
```

```
// code/vspython.prp file
objectTest.get value = ::{
  return @/.../.myvalue # parent .myvalue field
objectTest.set value = :($a):{
  0/.../.myvalue = $a
  return @/../
a = objecttest.set value 1
b = objecttest.set value 1
I a == b == 1
I a.get value.() == b.get value
I a.get_value.() == b.get_value.()
I a.get value == b.get value
I a.__obj == b.__obj and a.__obj != 1.__obj
total = 0..10 |> filter ::{$ & 1} |> map ::{$*$}
I total == (1 9 25 49 81)
```

vs Javascript

Javascript Tricky

```
const a = {
  num: 0,
  valueOf: function() {
    return this.num += 1
  }
};
const equality = (a==1 && a==2 && a==3);
console.log(equality); // true

for(let pair of myMap) {
  var [key, value] = pair;
  console.log(key + " = " + value);
}
```

Pyrope

```
// code/vsjs1.prp file
a = 0
a.__read = ::{
    %/../ += 1 // update parent
}
equality = a == 1 and a == 2 and a == 3
I equality

for a:myMap ::{
    puts "{} = {}" a.__index a
}
```

Some similarities in functionality

vs MATLAB

MATLAB

```
x = 1:10
y = 10:-2:0
A = [1 2; 3 4] # matrix 2x2

sum = 0;
for i=1:length(x)
    sum = sum + abs(x(i));
end

x3=(1:3).*2;
A = [1 0 3];
B = [2 3 7];
C = A.*B
% C = 2 0 21
C = A * B
% C = [[2 0 6] [3 0 9] [7 0 21]]
```

- Share tuple vs element operators
- Different applications/goals/...

Pyrope

```
x = 1..10
y = 10..0 ..by.. 2 // (10 8 6 4 2 0)
A = ((1 2) (3 4))

sum = 0
for i:(1..x._length) {
   sum = sum + abs.(x.(i))
}

x3=(1..3) ** 2 // compile error
I (2 4 6) == (1..3) * 2
A = (1 0 3)
B = (2 3 7)
C = A ** B // OK, matching sizes
I C == (2 0 21)
D = A * B
I C == ((2 0 6) (3 0 9) (7 0 21))
```

vs Coffeescript

Coffeescript

```
square = (x) -> x * x
eat = (x) -> alert square x

eat x for x in [1, 2, 3] when x isnt 2

r361 = square 3 + square 4
r25 = square(3) + square 4
// r361 == 361 and r25 == 25

// Minimum number of parenthesis
y = pow 10, floor log10 x
// Equivalent to
y = pow(10, floor(log10(x)))
```

- No iterators after statement
- Different rules about arguments

Pyrope

```
square = :(x):{$ * $}
eat = :(x):{puts square.($)}

for food:(1 2 3) {
   if food !=2 { eat food }
}

r=square.(3 + square.(4))// 361
r=square.(3) + square.(4)// 25

// Minimum number of parenthesis
y = pow.(10 floor.(log10.(x)))
// Simpler syntax with pipes
y = log2 x |> floor |> pow 10
```

Pyrope Syntax



Basic Control Flow

ifs

```
// code/controlflow1.prp
if cond1 {
 I cond1
}elif cond2 {
 I !cond1 and cond2
unique if cond3 {
 I cond3 and !cond4
}elif cond4 {
 I !cond3 and cond4
}else{
 I !cond3 and !cond4
unique if cond5 {
 I cond5 and !cond6
}elif cond6 {
 I !cond5 and cond6
I cond5 or cond6 // Unique implies full too
```

iterators

```
// code/controlflow2.prp
total = 0
for a:(1..3) { total += a }
I total == (1+2+3)
total = 0 // compact double nested loop
for a:(1..3) b:(1 2) { total += a }
I total == (1+2+3 + 1+2+3)
// Powerful library. Simple reduce example
reduce = ::{
  t = $0
  for a:$[1..] {
    t = $.__block t = 
  return t
a = (1 \ 2 \ 3) \mid > reduce :: \{\$0+\$1\}
I = (1+2+3)
```

Element vs Tuple operator

Basic ops

custom operators

```
// code/elementvstuple2.prp
..dox.. = :(a,b):{ // .. is optional
 t = ()
 for a:$0 b:$1 ::{
   t ++= a+b
  return t
I(13)..dox..(21) == (3254)
sub1 = ::{
 t = ()
  b = $1[0] // first element in rhs
 for a:$0 {t ++= a+b}
  return t
// .. required in call to be operator
I (3 2) ... sub1... 1 == (2 1)
I(32)..sub1..(23) == (10)
```

Operator precedence

- Unary operators (!,~,@,?,%...) bind stronger than binary operators (+,++,-,*...)
- Only six levels of operator precedence (16 levels in c++)
- Always left-to-right evaluation

Priority Category Main operators in category

```
1 Unary not! ~ @? % $
2 Mult/Div *, /
3 bitwise ops ^, &
4 other bin +, ++, --, <<, >>, >>>, <<<
5 comparators <, <=, ==, !=, >=, >
6 logical and, or
```

Operator precedence

explicit newline

```
// code/precedence2.prp
bar = x == 3
  or x == 3 and !(x!=3)
   or false
bar = false or
                   // compile error, ops after newline
      true
I (true or false==false) == (true or (false==false))
d = 1
   ,3
d = 1,
               // compile error, ',' after newline
bar = 3
   * 1 + 4
    * 3 - 1
I bar == 3 * (1+4) * (3-1)
```

explicit;

```
// code/precedence3.prp
x = 3 ++ 4 -- 3 // compile error, precedence?
x = 3; ++ 4 -- 3 // 0K, 3 ++ (4 -- 3)
b = !a or d // OK, ! higher precedence
b = !a \ or \ c == d \ // OK, == breaks expression
I b == !a or (c == d)
bar = true or false and true // compile error
bar = true ; or true and false ; or true
I bar == true or (true and false) or true
I(1,3) == (1 3)
d = 1 \ 3
I d == 1 3
I d == ;(; 1;, 2;+1) // Ugly but legal syntax
f = 1 + 3
                        // Ugly illegal syntax
```

Single line syntax

```
// code/singleline.prp
if true { x = 3 }
                      // OK
if true {
                      // OK
x = 3
//if true
//\{ x = 3 \}
             // parse error, no newline
if true ::{ puts x} // error scope in block
if true { puts x } // OK
if true ::{ a = 3 ; puts a }
// parse error, no space between :: {
//if true :: {puts false}
c = 0
d = 0
if true ::{ c = 1 ; d = 2 }
I d == 0 and c == 0 // :: is a new scope
if true ::{ %c = 1 ; %d = 2 }
I d == 2  and c == 1
for a:(1...3) {puts a}
                       // compile error
I a == 3
// ; is same as a newline
```

Code blocks

```
// code/codeblock.prp file
each as ::{
 I $.__block is def
  for a:$ { $.__block a }
each.(1 2 3) ::{ puts $ }
(1 2 3) |> each ::{ puts $ }
map as ::{
 t = ()
  fun = $.__block
  for a:$ {
    t ++= fun a
  return t
a = ::{ 2+1 } // OK implicit return
// parse error, only last can be implicit return
//a = ::{ 1+1 ; 2+1 }
s = (1 \ 2 \ 3) \mid > map :: \{\$+1\} \mid > map :: \{\$*\$\}
I s == (4 9 16)
```

Code blocks

```
// code/codeblock.prp file
each as ::{
  I $. block is def
  for a:$ { $. block a }
each.(1 2 3) ::{ puts $ }
(1 2 3) |> each ::{ puts $ }
map as ::{
  t = ()
  fun = $. block
  for a:$ {
    t ++= fun a
  return t
a = ::{ 2+1 } // OK implicit return
// parse error, only last can be implicit return
//a = ::{ 1+1 ; 2+1 }
s = (1 \ 2 \ 3) \mid > map :: \{\$+1\} \mid > map :: \{\$*\$\}
I s == (4 9 16)
```

```
// code/reduce.prp file
reduce = ::{
  if $.__size <= 1{ return $ }</pre>
  redop = \$. block // code block reference
  tmp = $
  while true {
    tmp2 = ()
    for i:(0..tmp. size by 2) {
      tmp2 ++= redop tmp[i] tmp[i+1]
    if tmp2.__size <=1 { return tmp2 }</pre>
    tmp = tmp2
    if tmp2.__size[[0]] { // odd number
      tmp = tmp2[[..-2]] // all but last two
      tmp ++= redop tmp2[-2..]// reduce last two
  I false
a = (1 \ 2 \ 3) \mid > reduce :: \{\$0 + \$1\}
I a == 6
```

Variable scope

Method contructs

Variable scope

Method contructs

Control flow constructs

```
// code/scope2.prp
a = 1
if a == 1 {
  a = 2
  b = 3
  _f = 4
I a == 2 and b == 3
I _f == 4 // compile error, undefined
total = 0 // needed, because read in loop
for _i:(1..3) { total += _i }
I total == 1+2+3
I _i == 3 // compile error, undefined
@val = 3
// weird, but allowed
I @/scope2/.val == 1 # always the value
@val = 1
```

Scope outside code regions

Accessing outside scope

```
// code/scope3.prp
a = 1
if a == 1 ::{
                    // compile error
 a = 2
 \%/.../.a = 3 // compile error, no %a in parent
  f = 3
                      // local scope
I f == 3
                      // compile error, undefined
I a == 1
nested2 = ::{
  nested1 = :: { %o = 1 ; @r = 3 }
nested3 = ::{
 // Punch a wire through nested2/nested1 hierarchy
  \%02 = \%/\text{nested2/nested1/.o} + 1
  \%o4 = @/nested1/.r + 1
I nested3.o2 == 2
I nested3.o4 == 4
```

Code regions in ifs/fors

```
// code/scope4.prp
t = 0
for a:(1..3) { t += a }
I t == 1+2+3

t = 0
for a:(1..3) ::{t = a} // local scope
I t == 0

for a:(1..3) ::{ if a>1 { break } ; %t = a }
I t == 1

if t == 1 :(%x):{ %x += 1 } // compile error
if t == 1 :($x,%x):{ %x = 3 } // OK
I x == 3
```

Implicit vs Explicit arguments

• Commas can be avoided if the elements are single line and have no expressions.

```
// code/impvsexp2.prp file

a = (1 2 3)

a = f.(1 2 3)

b = (1+23*fcall.(2+4))
```

 In function calls, when commas can be avoided, parenthesis are optional after a newline, an assignment, or a pipe operator.

Function call arguments

```
// code/fcalls.prp file
square = :(x):\{$ * $\}
//r=square 3 + square 4 // parse error, complex argument
//r = square(3 + square.(4)) // parse error, space required for arguments
//r = square (3 + square (4)) // parse error, missing explicit argument
r=square square 4 // compile error, square has 1 argument, 2 passed
r=square (3 + (square 4)) // compile error, two args, but first reqs argument
r=square (3 + \text{square.}(4)) // OK, 361 = (3+4^2)^2; ^ is exp, not power
r=square.(3 + square.(4)) // OK, 361
r=square.(3) + square.(4) // OK, 25
pass = ::{
 if $. size == 1 { return 7 }
 if $.__size == 2 { return 9 }
 11
puts 3 square 4 5 // compile error, missing required square arg
puts 3 square.(4) 5 // OK, prints "3 16 5"
puts 3 pass 4 5 // OK, prints "3 11 5"
                         // OK, prints "3 7 5"
puts 3 pass.(4) 5
```

Tuples

Basic tuples

```
// code/tuples1.prp
a = (b:1 c:2) // ordered, named
I a.b == 1 and a.c == 2
I a.0 == 1 and a.2 == 2
b =(3,false) // ordered, unnamed
I b.0 == 3 b[1] == false
c1 as ( bits:1, bits:3) // final ordered unnamed
c as c1
c as (b:, c:) // final ordered named
c = (true 2)
c = (false 33) // compile error
c.bar = 3 // compile error
d as (a:3 5) // final, ordered, unnamed
I d.a == 3 and d[1] == 5
q = (1 2 3)
I (1 3) ..in.. g
q ++= (2 5)
```

Complex tuples

```
e.0 = 3 // unamed, ordered
I e.0 == 3 \text{ and } e == 3
s as set:true
s = (1 \ 2 \ 3 \ 3)
I s == (1 2 3)
s = s ++ 4 // add to tuple
s = s ++ (1 4 5)
I s == (1 2 3 4 5)
x = size:32
x[(1 \ 3)] = (3 \ 1)
x[(1\ 2)] = (1\ 1)
I \times [(1 \ 3)] == (3 \ 1)
I \times [(0b1 \ 0b11)][0] = 3
I \times [0b1 \ 11][1] = 1
a = (a:1 b:2) ++ (b:5 c:6)
I = (a:1 b:5 c:6)
```

Memories

Clear SRAMs

```
// code/mem1.prp
@a as __bits:3 __size:1024 __rdports:1
@b as @a __fwd:false // without cycle fowarding
@cycle as __bits:8

I @a[0] == @cycle

prev_val = @cycle
@cycle += 1
@a[0] = @cycle
@b[0] = @cycle
U @a[0] == @cycle
I @a[0] == @b[0].__last == prev_val
Wout = @a[0] + @b.0
```

- Memory forward unless __last used
- Reset to zero by default
- Enforces the rd/wr ports if indicated
- Moves logic to get addresses at posedge

Flop/Latches/SRAM parameters



Memories

Enforce SRAM constraints

```
// code/mem2.prp
// Enforce #rd and wr ports in SRAM
@a as __bits:8 __size:1024 __rdports:1 __wrports:1
@cycle as __bits:8

@cycle += 13

// ADDR must be stable at posedge. Push logic
@a[@cycle] = @cycle-1

%out = @a[~@cycle]
```

Becomes

Memories

Enforce SRAM constraints

```
// code/mem4.prp
// Enforce #rd and wr ports in SRAM
@a as __bits:8 __size:1024 __rdports:1 __wrports:1
@a as __posedge:false // posedge by default
@cycle as __bits:8
@cycle += 13

// SRAM can use pos/neg edge
@a[@cycle] = @cycle-1

%out = @a[~@cycle]
```

Ranges

Basic

```
// code/ranges1.prp
I (1 2 3) == 1...4 == 1...3
I(0..7..by..2) == (0246)
I 0...15 ...by... (2 3) == (0 2 5 7 10 12 15)
I(1...2) ...union... 3 == (1...3)
I(1..10) ...intersect.. (2..20) == (2..10)
// Ranges can be open
I(3..) ...intersect.. (1..5) == (3..5)
I(...) ...intersect.. (1...2) == (1...2)
I(..4) ...union.. (2..3) == (..4)
I(2..) == (2..-1)
I(...3) == (-1...3)
// Ranges can be converted to values
// I (1..3)[[]] // compile error
```

Complex

```
// code/ranges2.prp
numbers = (1...10)
start = numbers[0..2]
middle = numbers[3...-2]
end
       = numbers[-2...]
      = numbers[..]
copy
I start == (1 \ 2 \ 3)
I middle == (4 \ 5 \ 6 \ 7)
I end == (8 9)
I copy == (1 2 3 4 5 6 7 8 9)
val = 0b00 01 10 11
I val[[0..1]] == 0b11
I val[[..-2]] == 0b01_10_11
I val[[-2..]] == 0b00
I \ val[[-1]] == 0b1 // MSB
I(1...3) * 2 = (2 4 6)
I(1...3) + 2 == (3...5)
I (1 2 4) ++ 3 == (1..4)
```

Random number generation

rnd and rnd_bias interface. Seed controller by environment variable.

```
// code/rndtest.prp
a = __rnd 1..3 // rnd between 1 2 3
b as bits:12
b.__rnd_bias = (1 \ 0) // weight 1 for value 0
b.__rnd_bias ++= (2 3) // weight 2 for value 3
b. rnd_bias ++= (2 4) // weight 2 for value 4
b. rnd bias ++= (5 9) // 0 10%, 3 20%, 4 20%, and 9 50% chance
c as bits:8
c.__rnd_bias ++= (7 1..254) // weigth 7 for the rest
puts c. rnd
         // 10% chance 0, 20% chance 255, 70% other
$export PRP_RND_SEED=33
$prp --run rndtest
```



Resets

```
// code/reset1.prp
@a as __bits:3
@a.__init = 13
@b as __bits:3 __reset:false // disable reset
@mem0 as __bits:4 __size:16
@mem0.__init = ::{ 3 }
@mem1 as __bits:4 __reset:false __size:16
@mem2 as __bits:2 __size:32
// custom reset
@mem2.__init = ::{
 // Called during reset or after clear (!!)
  @_reset_pos as __bits:log2.(@/../.__size) __reset:false
  @/../[@_reset_pos] = @_reset_pos
  @_reset_pos += 1
```

Multiple Clocks

• Each flop or fluid stage an have its own clock

```
// code/clk1.prp

@clk_flop = $inp
// implicit @clk_flop as __clk_pin:$clk
@clk2_flop as __clk_pin:$clk2
@clk2_flop = @clk_flop

%out = @clk2_flop
%out as __fluid:true __clk_pin:$clk3 // 3rd clock for output
```

Constants

Compile time assertions and checks

Bit precision

Explicit vs implicit

```
// code/precission1.prp
a = 3 // implicit, range:3u2bits
a = a + 1 // OK
b = 3u2bits // explicit, __bits:2 __range:3u2bits
b = b - 1 // OK, __range:2u2bits
b = b + 2 // compile error, bits explicit 2
I b == 2
b := b + 2 // OK (drop bits)
I b == 0 // 4u2bits -> 0b100[[0..1]] == 0
// implicit unless all values explicit
c = 3 - 1u1bits // implicit, __bits:2 __range:2u2bits
@d as range:(0 1 7) // allowed values
0d = 1 // OK
ad += 1
@d += 1 // compile error
I 0b11_1100 == (a 0b1100)[[]] // bit concatenation
```

Conditions

```
// code/precission2.prp
a as range:(1...6)
a = 5
c = 5
if xx {
  a = a + 1 // OK
 c = c + 1
}else{
  a = a - 4 // OK
  c = c - 4
a = a + 1 // compile error, may be out range
I c. range == (1,6) // all possible values
c = c + 2
I c.__range == (3,8) and c.__bits == 4
c = c \wedge (c > 1) // Not predictable
I c. range == (0..15) and c.__bits == 4
c = 300 // OK because c was explicit
d = 50u2bits // compile error
e = 3u2bits
             // OK, drop upper bits
e := 50
e = e - 1
```

Fluid

Fluid syntax

```
// $i? = false // do not consume
// $i? = true // consume
// $i! = true // trigger retry to input
// $i! = false // do not retry input, consume if valid
             // is valid set?
// $i! // is retry set?
// $i!! // is clear set?
// $i!! = true // clear flop
// $i!! = false // do not clear flop
// %o? = false // do not generate output
// %o! = true // compile error
// %o! = false // compile error
// %o?
      // is valid set? (there was a write)
// %o! // is retry set?
// %o!! // is clear set?
// %o!! = true // clear flop
// %o!! = false // do not clear flop
// yield
         // stop and start from here cycle
// waitfor // block execution until input is ready
```

Dealing with valids

Fluid Impacts

```
// code/fluid2.prp file
if a? and a.counter>0 { // Option 1
 @total += a.counter
                     // Option 2 (same behavor)
try {
 if a.counter>0 {
   @total += a.counter
@total += a.counter
@total += a?.counter
                      // Option 4 (same)
// code/fluid3.prp file
puts "prints every cycle"
try {
 puts "odd cycles"
 yield  // Yield applies to scope ::{}
 puts "even cycles"
puts "prints every cycle"
```

```
// code/fluid4.prp file
everyother = ::{
 if @conta {
    yield
  @conta = ~@conta
  return 1
@total all += 1
@total yield += everyother.()
I @total all == @total yield
try {
   @total2_all += 1
try {
   @total2 yield += everyother.()
   I @total2_all == 2 then @total2_yield == 1
```

Fluid Restarts

// code/fluid6.prp file

Fluid Instantiation

Non Fluid Examples

```
// code/fluid7.prp file
sadd = :: { %sum = $a + $b }
sinc = ::{ % = $ + 1 }
combinational = ::{
 % = ssum.(a:sinc.($a), b:sinc.($b))
one_stage_flop_out = ::{ // The output is flopped
 % = ssum.(a:sinc.($a), b:sinc.($b))
 % as __stage:true
one_stage_comb_out = ::{ // Not flopped output
 a1 as sinc
 a2 as ssum stage:true
 % = a2.(a:a1.(\$a), b:a1.(\$b))
two_stage_comb_out = ::{ // Not flopped output
 a1 as sinc __stage:true
 a2 as ssum stage:true
 % = a2.(a:a1.($a), b:a1.($b))
```

Fluid Examples

```
// code/fluid8.prp file
combinational = ::{
 % = ssum.(a:sinc.($a), b:sinc.($b))
incsum = combinational.(a:$a,b:$b)
incsum as fluid:true // instance is fluid
one stage fluid = ::{ // Same as incsum
 % = ssum.(a:sinc.($a), b:sinc.($b))
 % as fluid:true
mixed weird fluid = ::{
 \%out1 = a2.(a:a1.($a), b:a1.($b))
 %out2 = a2.(a:$a b:$b)
 %out2 as fluid:true
allfluid = mixed weird fluid
allfuild as fluid:true // both out1 and out2
```

Connecting Stages

Traditional

```
sadd = :: { %sum = $a + $b }
sinc = ::{ % = $ + 1 }
opt1_2stages = ::{
 s1 = sinc.($a)
 s1_b = sinc.($b)
 s1_a as __stage:true
 s1_b as __stage:true
 % = sadd.(a:s1_a b:s1_b)
 % as stage:true
opt2_2stages = ::{
 s1 = sinc.($a)
 s1_b = sinc.($b)
 % = sadd.(a:s1 a b:s1 b)
 (s1_a s1_b %) as __stage:true
```

More Compact

```
opt3_2stages = ::{
    s1.a = sinc.($a)
    s1.b = sinc.($b)
    % = sadd.(a:s1.a b:s1.b)

    (s1 %) as __stage:true
}

opt4_2stages = ::{
    s1 = (a:sinc.($a), b:sinc.($b)) __stage:true
    % = sadd.(s1) __stage:true
}
```

Assignments, as vs =

Base syntax

Fluid and assignments, as vs =

both out1 and out2 happens or nothing happens

```
// code/assign2.prp
_tmp1 = $a  // read that can trigger restart
_tmp2 = $b
try {
    %out1 = _tmp1 + 1  // guarantee no restart (reread)
}
try {
    %out2 = _tmp2 + 1
}
```

```
// code/assign3.prp
try {
    %out1 = $a + 1
    %out2 = $b + 1
}
```

out1 and out2 can happen independently

```
// code/assign4.prp
try {
    %out1 = $a + 1
}
try {
    %out2 = $b + 1
}
```

```
// code/assign5.prp
_tmp1 as $a // alias, no restart trigger
_tmp2 = \$b // pass reference, no restart
try {
    %out1 = _tmp1 + 1 // can trigger resart
}
try {
    %out2 = _tmp2 + 1 // can trigger restart
}
```

Objects

prototype inheritance

```
// code/objects1.prp
obj1.oneortwo = ::{return 1}
obj2.oneortwo = ::{return 2}
obj1.oneortwo2 = 1
obj2.oneortwo2 = 2
if $input[[0..1]] == 0 {
 tmp = obj1
 I tmp.oneortwo == 1
 I tmp.oneortwo2 == 1
}elif $input[[0..1]] == 1 {
 tmp = obj2
 I tmp.oneortwo == 2
 I tmp.oneortwo2 == 2
}else{
 // Calling undefined method is init value
  // NEVER runtime error
 I tmp.oneortwo == 0
 I tmp.oneortwo2 == 0
I tmp.oneortwo ..in.. (1 2 0)
```

overload

```
// code/objects1.prp
parent.dox = ::{return 1+$0}
child = parent // inherit
I child. obj == parent. obj
child.dox = ::{
  _tmp = super $
  0/.../.v1 = 3 // add new field in child
  @/objects1/child/.v2 = 5 // same
  return tmp + 7
I child. obj != parent. obj
I child.v1 == 0
I child.v2 == 0
t = child.dox 4
I t == (1+4+7)
I child.v1 == 3
I child.v2 == 5
grandson = child
grandson.dox = :when $0>20:{100}
t = grandson.dox 4
I t == (1+4+7)
t = grandson.dox 30
I t == 100
```

Objects 2

dealing with objects

```
// code/objects1.prp
obj1.foo as __bits:3
obj2.bar as __bits:2
I obj1 isnt obj2
obj1c = obj1
obj1.foo = 1
obj1c.foo = 3
I obj1 is obj1c
obj3 as obj1 or obj2 // Union type
if 3.__rnd == 2 {
 obj3 = obj1
 obj3.foo = 1
}else{
 obj3 = obj2
  obj3.bar = 2
if obj3 is obj1 {
  I obj3.foo == 1
```

Matching

binary matching

```
// code/objects1.prp
a = 0x73
I = 0b111011
I = 0b?11?11
c as __bits:4
I c.popcount <= 1 // Only 1 bit can be set
unique if c == 0b???1 { // ? only in binaries}
 onehot = 1
}elif c == 0b??1? {
 onehot = 2
}elif c == 0b?1?? {
 onehot = 3
}elif c == 0b1??? {
 onehot = 4
}else{
  onehot = 0
```

Debugging

Debug statements have no impact

Strings have no compute impact, kow at compile time

```
// code/debug2.prp
if c == 3 { // Error unless c is know at compile
  b = "potato"
}else{
  b = "carrot"
}
tup[b] = true
for a:tup ::{
  puts "index:{} value:{}" a.__index a
  I tup[a.__index] == a
}
```