Pyrope, a modern HDL with a live flow



Haven Skinner, Sheng Hong Wang, Akash Sridhar, Rafael Trapani Possignolo, Kenneth Mayer, Jose Renau Computer Engineering University of California, Santa Cruz



Many Hardware Description Languages (HDL)

- Verilog, System Verilog
- Scala-based: Chisel, SpinalHDL
- Python-based: pyMTL, myHDL, pyRTL, migen
- Haskell-based: CλaSH*
- PSHDL*
- Bluespec



Some problems with current HDLs

- DSL artifacts
- HW constructs
- Not fully synthesizable
- Unable to synthesize objects
- Unable to assimilate existing verilog

HDLs tend to have DSL artifacts

```
// Chisel has == for SCALA, === for Chisel
io.v := y === UInt(0)

// pyRTL has special assignents
a <<= 3 // "assign, generated code"
a = 3 // "assign, in Python"</pre>
```

• Force designers to program with two languages at once:

Chisel, CλaSH, myHDL, pyMTL, pyRTL

Many HDLs have strange HW constructs

```
a = 3
a = a + 1
assert(a==4); // may fail
```

• In several HDLs, the previous assertion may fail:

Chisel, SpinalHDL, CλaSH, PSHDL

Verilog (non-blocking)

HDLs can be not fully synthesize

```
a = 3
#3 // Not synthesizable
a = 4
```

Some HDLs are not fully synthesizable which adds complexity:

myHDL, Verilog, System Verilog

HDLs can not synthesize objects well

```
// no methods in input/outputs
a = input.get_value
```

• HDLs with synthesizable objects:

none



Unable to Assimullate Verilog

- Verilog is the current standard
- HDLs black-box Verilog modules
- Not much check across boundaries
- Ideally, a language should translate from Verilog to HDL





• Verification does not improve with current HDLs. If any it gets harder.

- Verification does not improve with current HDLs. If any it gets harder.
- Steep learning curve for many HDLs (eg: CHISEL)

- Verification does not improve with current HDLs. If any it gets harder.
- Steep learning curve for many HDLs (eg: CHISEL)
- Slower compilation and simulation



- Verification does not improve with current HDLs. If any it gets harder.
- Steep learning curve for many HDLs (eg: CHISEL)
- Slower compilation and simulation
- Verilog vs HDL (Most tools handle Verilog not X-HDL)
 - Harder frequency/power/area feedback
 - Need to understand/debug generated verilog



Pyrope, a modern HDL with a live flow

- Verification
 - Hot-Reload support, source maps, powerful assertions...
- Steep learning curve, language artifacts
 - Modern and concise programming language, avoiding hardware specific artifacts
 - Static checks as long as they not produce false positives
 - Synthesis and simulation must be equal and deterministic
- Slow compilation and simulation
 - Live (under 30 secs) simulation, reload, and synthesis feedback goal
- Verilog vs HDL (Most tools handle Verilog not X-HDL)
 - Allows Pyrope 2 Verilog, edit Verilog, Verilog 2 Pyrope, edit Pyrope...

Fast/Live Pyrope

- No includes, uses packages
- No DSL (most HDLs) that generate an executable to create code (not incremental)
- Integrated with LGraph to interact with annotations
- Hot Reload simulation capabilities
- Direct simulator generation to avoid intermediate Verilog pass

Things that Pyrope can not do

- Generic programming language, Pyrope is synthesizable
- No recursion, neither function nor variable instantiation recursion
- Loops/iterators unbound at compile time
- Any IO, syscall... handled with external C++ modules
- rd/wr global variables
- No pointers. HDLs use hierarchy for references



Quick Dive to Pyrope

A Counter with a pipeline stage

```
// code/counter.prp file
if $enable {
  @total := @total + 1
}
```



A Counter with a pipeline stage

Pyrope

```
// code/counter.prp file
if $enable {
  @total := @total + 1
}
```

Verilog

```
module s1 (input clk,
           input reset,
           input enable,
           output [3:0] total);
 req [3:0] total flop;
 reg [3:0] total_next;
 assign total = total_flop;
 always_comb begin
   total_next = total;
   if (enable)
     total_next = total + 1'b1;
 end
 always @(posedge clk) begin
   if (reset) begin
     total_flop <= 4'b0;</pre>
   end else begin
     total flop <= total next;</pre>
   end
 end
endmodule
```

A Counter with a pipeline stage

Pyrope

```
// code/counter.prp file
if $enable {
   @total := @total + 1
}
```

Pyrope unit test

Verilog

```
module s1 (input clk,
           input reset,
           input enable,
           output [3:0] total);
 req [3:0] total flop;
 req [3:0] total next;
 assign total = total_flop;
 always_comb begin
   total next = total;
   if (enable)
     total next = total + 1'b1;
 end
 always @(posedge clk) begin
   if (reset) begin
     total flop <= 4'b0;
   end else begin
     total flop <= total_next;</pre>
  end
 end
endmodule
```

A Counter with a pipeline stage

Pyrope

```
// code/counter.prp file
if $enable {
   @total := @total + 1
}
```

Pyrope unit test

Verilog

```
module s2 (input clk,
           input reset,
           input enable,
           output [3:0] total);
 req [3:0] total flop;
 req [3:0] total next;
  assign total = total next;
 always_comb begin
   total next = total;
   if (enable)
     total next = total + 1'b1;
 end
 always @(posedge clk) begin
  if (reset) begin
     total_flop <= 4'b0;</pre>
   end else begin
     total flop <= total next;</pre>
   end
 end
endmodule
```

Testbenches

- Pyrope language testbenches are synthesizable
- Complex tests can interface with C++

C++

```
// mysrc/test2.cpp file
#include "prp_cpp.hpp"

void prp_methodx(const prt_tuple i ,prp_tuple &out) {
   prp_struct f(i.get("f");
   prp_number b(f.get("b"))
   prp_number c(i.get(0));
   p.set("res", i.get(0) + f.get("a") + f.get("b");
   p.set("mor", i.get(0) | f.get("a") | f.get("b");
}
```

```
$find . -type f
./code/test1.prp
./mysrc/test2.cpp
$prp --run test1.mytest ./mysrc/test2.cpp
```

```
// code/test1.prp file
mytest = ::{
  puts import io.puts
  puts("Hello World")
  I(1 == 0+1)
  yield
  c = 1
  f.a = 2
  f.b = 3

  m import methodx
  a = m(c, f)
  I(a.res == 6)
  I(a.mor == 0b11)
}
```

A Ripple Carry Adder

```
// libs/adder/code/rca.prp file
                               // method with explicit arguments
fa = :($a $b $cin %sum %cout):{
 tmp = $a ^ $b
 %sum = tmp ^ $cin
 %cout = (tmp & $cin) | ($a & $b)
carry = $cin
                         // 0 if RCA without carry in
for i in 0..a._bits { // iterate #bits
 tmp = fa(a[[i]],b[[i]],carry) // function call to fa
 %sum[[i]] = tmp.sum
        = tmp.cout
 carry
%cout = carry
test2 = ::{
 puts import io.puts
 c = rca(a:32, b:4, cin:0)
 puts("sum is {0:b} {0}",c.sum) // puts has c++ fmt in prplib
```

A Compact Ripple Carry Adder

```
// libs/adder/code/rca2.prp file
c = $cin
for i in (0..$a.__bits) {
    %sum[[i]] = $a[[i]] ^ $b[[i]] ^ c
    c = ($a[[i]] & $b[[i]]) | ($a[[i]] & c) | ($b[[i]] & c)
}

test = ::{
    for a in (1..100); b in (0..33); c in (0 1) {
        d = rca2(a:a, b:b, cin:c)
        I(d.sum == (a+b+c))
    }
}
```

```
$find . -type f
./libs/adder/code/rca2.prp
$prp --run libs.adder.rca2.test
```

A Carry Lookahead Adder

```
// libs/adder/code/cla.prp file
and_red import lib.and_reduction
%sum = rca(a:\$a b:\$b cin:0).sum
g = $a & $b // Generate
p = a ^ b // Propagate
// 4 bit: c = g[[3]] | g[[2]] & p[[3]] | g[[1]] & p[[3]] & p[[2]] | ...
c = $cin & and red(p)
for i in 0..a._bits {
  _{tmp} = g[[i]]
 for j in (i..(a.__bits-1)) {
    _{tmp} = _{tmp} & p[[j]]
  c = c \mid tmp
%cout = c
test = ::{
  for a in (1..40); b in (1..100) {
    c1 = cla(a:a,b:b,cin:0)
    c2 = rca(a:a,b:b,cin:0)
    I(c1.cout == c2.cout)
```

Specializing the adders

\$prp --run libs.adder.scla.test

```
// libs/adder/code/scla.prp file
cla = :($a $b) when $a.__bits==8:{
                                            // specialize when bits == 8
 s1 = cla(a[[0..3]],b[[0..3]],cin:0)
                                            // cla for 4 bits
 t = generate(a[[0..3]],b[[0..3]])
                                            // generate carry method
 s2 = cla(a[4..7]], b[[4..7]], cin:t)
                                            // CLA with fast cin
 %sum = (s2.sum, s1.sum)[[]]
                                            // bit concatenation
cla = :($a,$b) when $a.__bits==12:{
                                            // specialize when bits == 12
 s1 = cla(a[0..7]], b[[0..7]], cin:0)
                                          // .. Ruby style ranges
 t = generate(a[[0..6]], b[[0..6]])
                                            // generate carry method
 s2 = cla(a[[6..11]] b[[6..11]],cin:t)
 %sum = (s2.sum, s1.sum)[[]]
cla = :($a $b):{
                                            // default CLA (not CLA, just RCA)
 return rca($a,$b,cin:0)
test = ::{
 s = cla(3,5)
 I(s.sum == 8)
```

Quick Dive to Pyrope

Customizing the counter

3 Pipeline stage adder

```
// code/add4.prp file
..+.. import libs.adder.scla.cla
s1 import libs.adder.rca
%sum.__stage = true
%sum1. stage as true
%sum2 as (__stage:true)
sum1 = $a + $b
sum2 = $c + $c
%sum = s1(a:sum1.sum,b:sum2.sum,cin:0)
test = ::{
  b as add4(a:1,b:2,c:3,d:4)
  I(b.sum1 == 10 \text{ and } b.sum2 == 0 \text{ and } b.sum == 0)
  yield
  I(b.sum1 == 10 \text{ and } b.sum2 == 10 \text{ and } b.sum == 0)
  yield
  I(b.sum1 == 10 \text{ and } b.sum2 == 10 \text{ and } b.sum == 10)
```

Pyrope vs ...



vs Verilog

Verilog

```
// code/vsverilog.prp file
($a,$b) as __bits:3
%c = $a + $b
```

- No inputs/outputs
- Infer bit sizes
- Automatic reset to zero
- No reg/wire
- No blocking/non-blocking

vs Chisel

Chisel

```
import Chisel.
class GCD extends Module {
 val io = new Bundle {
   val a = UInt(INPUT, 16)
   val b = UInt(INPUT, 16)
   val e = Bool(INPUT)
   val z = UInt(OUTPUT, 16)
   val v = Bool(OUTPUT)
 val x = Reg(UInt())
 val y = Reg(UInt())
 when (x > y) \{ x := x - y \}
 unless (x > y) { y := y - x }
 when (io.e) { x := io.a; y := io.b }
 io.z := x
 io.v := y === UInt(0)
object Example {
 def main(args: Array[String]): Unit = {
    chiselMain(args, () => Module(new GCD()))
```

```
test = ::{
  puts import io.puts
  gcd as vschisel
  (a,b,z) as __bits:16
  z = gcd(a:a.__rnd,b:b.__rnd)
  waitfor z
  puts("gcd for {} and {} is {}", a, b, z)
}
```

- Global type inference
- No scala vs chisel syntax

vs Bluespec

BSV

```
module mkTb (Empty);
  Req#(int) cycle <- mkReg (0);</pre>
  rule count_cycles;
    cycle <= cycle + 1
   if (cycle > 7) $finish(0);
 endrule
 int x = 10;
  rule r;
    int a = x;
    a = a * a;
    a = a - 5;
    if (pack(cycle)[0] == 0) a = a + 1;
    else
                          a = a + 2:
    if (pack(cycle)[1:0] == 3) a = a + 3;
    for (int k=20; k<24; k=k+1)
      a = a + k;
    $display ("%0d: rule r, a=%0d", cycle, a);
  endrule
endmodule: mkTb
```

- More compact syntax
- More traditional language, no rules

vs migen (Python HDL)

migen

Pyrope

```
// code/vsmigen.prp file
if @counter {
    @counter -= 1 // @counter-- does not work
}else{
    @counter = $maxperiod
    @led = ~@led // Not %, @ is always valid
}

test = ::{
    puts import io.puts
    b = vsmigen(maxperiod:300000)
    puts("led is {}",b.led)
    yield 300000
    puts("led is {}",b.led)
}
```

Avoid weird DSL syntax

vs pyRTL (Python HDL)

pyRTL

```
def fibonacci(n, req, bitwidth):
    a = pyrtl.Register(bitwidth, 'a')
    b = pyrtl.Register(bitwidth, 'b')
    i = pyrtl.Register(bitwidth, 'i')
    local n = pyrtl.Register(bitwidth, 'local n')
    done = pyrtl.WireVector(bitwidth=1, name='done')
    with pyrtl.conditional_assignment:
        with req:
            local n.next |= n
            i.next = 0
            a.next |= 0
            b.next |= 1
        with pyrtl.otherwise:
            i.next |= i + 1
            a.next |= b
            b.next |= a + b
    done <<= i == local n
    return a, done
```

Pyrope

```
// code/vspyrtl.prp file
if $n? {  // new request
   (@a,@b,@i) = (0,0,n)
}else{
   (@a,@b,@i) = (@b,@a+@b, @i-1)
}
if @i == 0 { %result = @a }
```

same issues as chisel

vs PSHDL

PSHDL

```
module de.tuhh.ict.Timing {
    out uint a=1,b=2,c=3,d=4;
    a=b;
    b=c;
    c=d;
    d=5;
    // a == b == c == d == 5
}

module de.tuhh.ict.Timing {
    out register uint a=1,b=2,c=3,d=4;
    a=b;
    b=c;
    c=d;
    d=5;
    // a==2, b==3, c==4, d==5
}
```

Pyrope

```
// code/vspshdl.prp file
// % is the output vector
% = (a:1,b:2,c:3,d:4)
%a = %b
%b = %c
%c = %d
%d = 5
I(% == (a:2,b:3,c:4,d:5))
```

Avoid hardware driven syntax

vs C\aSH

CXaSH

```
upCounter :: Signal Bool -> Signal (Unsigned 8)
upCounter enable = s
where
   s = register 0 (mux enable (s + 1) s)
```

- Easier to guess hw mapping
- More familiar syntax

```
// code/vsclash.prp file
@upCounter as __bits:8
if $enable {
  @upCounter += 1
}
```

vs Liberty (LXE)

Liberty

```
using corelib;
instance gen:source;
instance hole:sink;
gen.create data = <<<</pre>
 *data = LSE_time_get_cycle(LSE_time_now);
 return LSE signal_something | LSE_signal_enabled;
>>>;
gen.out ->[int] hole.in;
collector out.resolved on "gen" {
  header = <<<
#include <stdio.h>
    >>>:
  record = <<<
    if (LSE_signal_data_known(status) &&
        !LSE_signal_data_known(prevstatus)) {
      if(LSE_signal_data_present(status)) {
        printf(": %d\n", *datap);
      } else {
        printf(": No data\n");
 >>>;
```

```
// code/vsliberty.prp file
puts import io.puts
gen = ::{
    @data = @data + 1
}
sink = ::{
    if $data? {
        puts(": {}",,,$data)
    }else{
        puts(": No data")
    }
}
s = sink __stage:true
g = gen __stage:true
s.data = g.data
```

- Clean syntax
- No extra verbosity
- Similar handshake idea

vs Dart

dart

```
class Person {
  Person.fromJson(Map data) {
    print('in Person');
class Employee extends Person {
  Employee.fromJson(Map data)
   : super.fromJson(data) {
    print('in Employee');
main() {
 var emp = new Employee.fromJson({});
// Cascade operations
a..field1 = 1
 ..field2 = 2
```

Pyrope

```
// code/vsdart.prp file
puts import io.puts
person.fromJson = ::{
   puts("in Person")
}

employee = person
employee.fromJson = ::{
   super($) // Notice, no fromJson
   puts("in Employee")
}

emp = employee.fromJson
// No cascade operations
a.field1 = 1
a.field2 = 2
```

- Prototype inheritance
- No memory (new/delete)

vs Reason

Reason

Pyrope

Pyrope mimics SystemVerilog unique keyword, no case or switch

vs Reason

Reason

```
let increment x => x + 1;
let double    x => x + x;

let eleven = increment (double 5);

let add = fun x y => x + y;
let addFive = add 5;
let eleven = addFive 6;
let twelve = addFive 7;
```

Pyrope has primitive currying

Pyrope

```
// code/vsreason.prp file
increment = :($x):{$x + 1 }
double = :($x):{$x + $x}

eleven = 5 |> double |> increment

add = :($x,$y):{$x + $y}
addFive = \add // add reference, no call
addFive = ::{ super(x:5,y:$y) }
eleven = ::{ super(y:6) }
twelve = ::{ super(y:7) }
```

vs Python

Python

```
class objectTest():
   def __init__(self,a):
      self.value = a
    def get_value(self):
     return self.value
a = objectTest(1)
b = objectTest(1)
assert a
                     != b
assert a.get value() != b.get value
assert a.get value() == b.get value()
assert a.get value != b.get value
total = [x*x for x in range(10) if x % 2]
```

Pyrope

```
// code/vspython.prp file
objectTest.get value = ::{
  return @this.myvalue
objectTest.set_value = :($a):{
  @this.myvalue = $a
  return this
a = objecttest.set value(1)
b = objecttest.set value(1)
I(a == b == 1)
I(a.get value() == b.get value)
I(a.get_value() == b.get_value())
I(a.get value == b.get value)
I(a.__obj == b.__obj and a.__obj != 1.__obj)
total = (0..10) |> filter ::{$ & 1} |> map ::{$*$}
I(total == (1,9,25,49,81))
```

vs Javascript

Javascript Tricky

```
const a = {
  num: 0,
  valueOf: function() {
    return this.num += 1
  }
};
const equality = (a==1 && a==2 && a==3);
console.log(equality); // true

for(let pair of myMap) {
  var [key, value] = pair;
  console.log(key + " = " + value);
}
```

Pyrope

```
// code/vsjs1.prp file
puts import io.puts
a = 0
a.__read = ::{
    this += 1
}
eq = (a == 1) and (a == 2) and (a == 3)
I(eq)

for a in myMap {
    puts("{} = {}",,,,a.__index,,,a,,,)
}
```

Some similarities in functionality

vs MATLAB

MATLAB

```
x = 1:10
y = 10:-2:0
A = [1 2; 3 4] # matrix 2x2

sum = 0;
for i=2:length(x)
    sum = sum + abs(x(i));
end

x3=(1:3).*2;
A = [1 0 3];
B = [2 3 7];
C = A.*B
% C = 2 0 21
C = A * B
% C = [[2 0 6] [3 0 9] [7 0 21]]
```

- Share tuple vs element operators
- Different applications/goals/...

Pyrope

```
x = (1..10)
y = (10..0) ..by.. 2 // (10 8 6 4 2 0)
A = ((1,2),(3,4))

sum = 0
for i in 1..x.__length {
   sum = sum + abs(x(i))
}

x3=(1..3) ** 2 // compile error
I((2,4,6) == (1..3) * 2)
A = (1,0,3)
B = (2,3,7)
C = A ** B // OK, matching sizes
I(C == (2,0,21))
D = A * B
I(C == ((2,0,6),(3,0,9),(7,0,21)))
```

vs Coffeescript

Coffeescript

```
square = (x) -> x * x
eat = (x) -> alert square x

eat x for x in [1, 2, 3] when x isnt 2

r361 = square 3 + square 4
r25 = square(3) + square 4
// r361 == 361 and r25 == 25

// Minimum number of parenthesis
y = pow 10, floor log10 x
// Equivalent to
y = pow(10, floor(log10(x)))
```

- No iterators after statement
- Different rules about arguments

Pyrope

```
puts import io.puts
square = :($x):{$ * $}
eat = :($x):{puts(square($))}

for food in (1 2 3) {
   if food !=2 { eat food }
}

r=square(3 + square(4))// 361
r=square(3) + square(4)// 25

// Minimum number of parenthesis
y = pow(10 floor(log10(x)))
// Simpler syntax with pipes
y = log2 x |> floor |> pow 10
```

Pyrope Syntax



Basic Control Flow

ifs

```
// code/controlflow1.prp
if cond1 {
 I(cond1)
}elif cond2 {
 I(!cond1 and cond2)
unique if cond3 {
 I( cond3 and !cond4)
}elif cond4 {
 I(!cond3 and cond4)
}else{
 I(!cond3 and !cond4)
unique if cond5 {
 I( cond5 and !cond6)
}elif cond6 {
 I(!cond5 and cond6)
I(cond5 and cond6) // Unique implies full too
```

iterators

```
// code/controlflow2.prp
total = 0
for a in 1...3 { total += a }
I(total == (1+2+3))
total = 0 // compact double nested loop
for a in 1..3; b in (1, 2) { total += a }
I(total == (1+2+3 + 1+2+3))
// loop initialization assignments
for a = 3; b in 0..3 {
 I(a==3+b)
  a = a + 1
I(a) // compile error: undefined
total = 0
while a=3 ; b=0 ; total < a {
  a = a + 1
  total = total + 2
I(b==0) // compile error: undefined
```

Element vs Tuple operator

Basic ops

custom operators

```
// code/elementvstuple2.prp
..dox.. = :(\$a,\$b):\{ // ... is optional \}
  t = ()
  for a in $0 ; b in $1 {
    t ++= a+b
  return t
I((1, 3) ... dox... (2, 1) == (3, 2, 5, 4))
sub1 = ::{
  t = ()
  b = $1[0] // first element in rhs
  for a in $0 {t ++= a+b}
  return t
// .. required in call to be operator
I((3, 2) ...sub1... 1 == (2, 1))
I((3, 2) ...sub1...(2, 3) == (1, 0))
```

Operator precedence

- Unary operators (!,~,@,?,%...) bind stronger than binary operators (+,++,-,*...)
- Only six levels of operator precedence (16 levels in c++)
- Always left-to-right evaluation

Priority Category Main operators in category

```
1 Unary not! ~ @? % $
2 Mult/Div *, /
3 bitwise ops ^, &
4 other bin +, ++, --, <<, >>, >>>, <<<
5 comparators <, <=, ==, !=, >=, >
6 logical and, or
```

```
// code/precedence1.prp
// Typically expected results
I((true or !false) == (true or (!false)))
I((3*5+5) == ((3*5) + 5))

a = true or false==false
b = true or (false==false)
I(a == b)

c = (2) |> fcall(1)
I(c == fcall(1,2))

//bar = true or false and true // compile error
//x = 3 ++ 4 -- 3 // compile error

c = a == 3 == b // OK
I(c == (a==3 and 3==b))
```

Operator precedence

explicit newline

```
// code/precedence2.prp
bar = x == 3
  or x == 3 and !(x!=3)
  or false
//bar = false or
     true // compile error, ops after newline
I((true or false==false) == (true or (false==false)))
d = (1
   ,3)
e = (,,1,,,
    ,3,,) // Extra empty commas have no meaning
I(e==d)
bar = 3
  * 1 + 4
   * 3 - 1
I(bar == 3 * (1+4) * (3-1))
```

explicit;

Single line syntax

```
// code/singleline.prp
// ; is same as a newline
puts import io.puts
if true { x = 3 }
if true {
x = 3
if true
                              // parse error: extra newline
\{ x = 3 \}
if true { a = 3 puts(a) } // compile error:
if true ::{ a = 3 ; puts(a)}
if true :: {puts(false}) // parse error: no space :: {
c = 0
d = 0
if true ::{ c = 1 ; d = 2 }
I(d == 0 \text{ and } c == 0) // :: is a new scope
if true ::{ %c = 1 ; %d = 2 }
I(d == 2 \text{ and } c == 1)
for a in (1...3) {puts(a)}
                             // compile error
I(a == 3)
```

Code blocks

```
// code/codeblock.prp file
puts import io.puts
each as ::{
  for a in $ { #(a) }
each(1,2,3) ::{ puts($) }
(1,2,3) |> each ::{ puts($) }
map as ::{
 t = ()
  for a in $ {
    t ++= #(a)
  return t
a = ::{ 2+1 } // OK implicit return
// parse error, only last can be implicit return
//a = ::{ 1+1 ; 2+1 }
s = (1,2,3) \mid > map :: \{\$+1\} \mid > map :: \{\$*\$\}
I(s == (4,9,16))
```

```
// code/reduce.prp file
reduce = ::{
 if $.__size <= 1 { return $ }</pre>
 tmp = $
 while true {
   tmp2 = ()
   for i in (0..tmp. size by 2) {
     tmp2 ++= redop(tmp[i],tmp[i+1])
   if tmp2.__size <=1 { return tmp2 }</pre>
   tmp = tmp2
   if tmp2.__size[[0]] { // odd number
     tmp = tmp2[[..-2]] // all but last two
     tmp ++= redop(tmp2[-2..])// reduce last two
  I(false)
a = (1,2,3) \mid > reduce :: \{\$0 + \$1\}
I(a == 6)
```

Code blocks II

```
// code/codeblock3.prp file
tree_reduce as ::{
  red_step as ::{
    for i in 1..$.__size by $width {
      % ++= #($[i..(i+$width)])
  val = red step($, \#) // Also pass code block
  I(val.__size<$.__size-1)</pre>
  while val.__size>1 {
    val = red_step($width, val, \#)
  return val
a = (1,1,1,2,2,2,0,1,0)
a3 = a |> tree_reduce(width=3) ::{ // 2 levels
  for i in ${ % += i }
// ((1+1+1) + (2+2+2) + (0+1+0))
I(a3==10)
a2 = a |> tree_reduce(width=2) ::{ // 4 levels
  for i in ${ % += i }
//((((1+1) + (1+2)) + ((2+2) + (0+1))) + ((0)))
I(a2==10)
```

Variable scope


Method contructs

Control flow constructs

```
// code/scope2.prp
a = 1
if a == 1 {
  a = 2
  b = 3
I(a == 2)
I(b == 4) // compile error, undefined
total = 0 // needed
for i in (1..3) { total += i }
I(total == 1+2+3)
I(i == 3) // compile error, undefined
@val = 3
@val_link punch @scope2.val
I(@val_link.__id == @val.__id)
I(@val_link == 3)
@val = 1
I(@val link == 1)
```

Dealing with references

• Pyrope allows reference. This shows how the code is generated before optimization



Scope outside code regions

Allow to "punch" wires through stages

```
// code/scope5.prp
n2 = ::{
    n1 = ::{ %o = 1 ; @r = 3 }
}
n3 = ::{
    // Punch a wire through n2/n1 hierarchy
    $p1 punch %n2.n1.o
    %o2 = $1 + 1
    @p2 punch @n1.r
    %o4 = @p2 + 1
}
$i1 punch %n2.n1.o
$i2 punch %scope5.n2.n1.o
I($i1.__id == $i2.__id)
I(n3.o2 == 2)
I(n3.o4 == 4)
```

Multiple matches

```
// code/scope6.prp
nested1_3b = ::{
 nested2 = ::{
   @cycle as __bits:3
   @cycle += @incr
nested1 5b = ::{
  nested2 = ::{
   @cycle as bits:5
   @cycle += @incr
@n2_links match @nested2
for i in @n2_links {
 i.incr = i. index + 1
I(@n2 links[0].id == 1)
I(@n2 links[1].id == 2)
```

Implicit vs Explicit arguments

Extra commas have no impact

```
// code/impvsexp2.prp file

a = (,,,1,,,,2,,,3,,,)

a = f(,,,1,,2,,3,,,)

b = (1+23*fcall(2+4))
```

Tuple assignments

```
// code/impvsexp3.prp file
a = (1,3)
I(a==(1,3))
(a,b) = 3
I(a == 3 and b == 3)
(a,b) = (3,4)
I(a == 3 and b == 4)
(a,b) = (b,a)
I(a == 4 and b == 3)
// (a,b) = 3 // compile error
```

Namespace

```
// dir1/code/scope1.prp file
// directories are namespaces (dir1 in dir1/code/scope1.prp)
// code*, src*, test*, _*, and *_ do not create namespace
puts import io.puts // puts only visible to this file
export puts // export puts to every file in directory/namespace
scope1_m1 = ::{ 1 }
scope1 m2 = ::{1}
export scope1 m1
// dir1/code/scope2.prp file
puts("{} == 1", scope1_m1) // exported in scope1.prp
// dir2/code/scope1.prp file
puts import io.puts
export puts
puts("{} == 1", scope1_m1) // compile error: exported in dir1
// dir2/_hid/src3/code/dir73_/scope2.prp file
sc1 import dir1.scope1 m1
```

Function call arguments

```
// code/fcalls.prp file
puts import io.puts // puts only visible to this file
square = :($x):{$ * $}
//r=square 3 + square 4 // parse error, complex argument
//r = square(3 + square(4)) // parse error, space required for arguments
//r=square (3 + square (4)) // parse error, missing explicit argument
r=square(square, 4) // compile error, square has 1 argument, 2 passed
r=square (3 + (square(4))) // compile error, two args, but first reqs argument
r=square (3 + \text{square}(4)) // OK, 361 = (3+4^2)^2; ^ is exp, not power
r=square(3 + square(4)) // OK, 361
r=square(3) + square(4) // OK, 25
pass = ::{
 if $.__size == 1 { return 7 }
 if $. size == 2 { return 9 }
 11
puts(3,square,4,5) // OK, prints "3 4 5"
puts(3,square(4),5) // OK, prints "3 16 5"
puts(,,3,,,,pass,,,,5,,) // OK, prints "3 11 5"
puts(3,pass(4),5) // OK, prints "3 7 5"
```

Uniform call syntax

https://en.wikipedia.org/wiki/Uniform_Function_Call_Syntax

```
// code/uniform.prp file
puts import io.puts

ms = ::{ return this * 1000 }
us = ::{ return this * 1000_000 }

I(3.ms == 3000.us)

hash = ::{
   bad_hash = 0
   for i in $ {
      bad_hash ^= i
   }
   return bad_hash
}

I(3.hash(4) == hash(3,4) == (3,4).hash() == hash(3,4))
```

Tuples

Basic tuples

```
// code/tuples1.prp
a = (b:1,c:2) // ordered, named
I(a.b == 1 \text{ and } a.c == 2)
I(a.0 == 1 \text{ and } a.2 == 2)
b =(3,false) // ordered, unnamed
I(b.0 == 3 \text{ and } b[1] == false)
c1 as ( bits:1, bits:3) // final ordered unnamed
c as c1
c as (b:, c:) // final ordered named
c = (true, 2)
c = (false,33) // compile error
c.bar = 3 // compile error
d as (a:3,5) // final, ordered, unnamed
I(d.a == 3 \text{ and } d[1] == 5)
g = (1,2,3)
I((1,3) ..in..g)
q ++= (2,5)
e.0 = 3 // unamed, ordered
I(e.0 == 3 \text{ and } e == 3)
```

Complex tuples

Sets and Enums

Sets

```
// code/sets1.prp
s as __set:true
s = (1, 2, 3, 3)
I(s == (1,2,3))
s ++= 4 // add to tuple
s = s ++ (1,4,5)
I(s == (1,2,3,4,5))
```

Enumerate

```
// code/enums1.prp
// Plain tuple with fixed (as) fields
tup = (Red as 1,Blue as 2,Purple as 3)
I(tup.Red == 1)
(a,b,c) as __allowed=tup
                        // OK
c = tup.Red
b = 3
                        // OK, allowed value
                        // Compile error
a = 5
tup2 as tup
a.__enum as tup2
a = tup2.Red
                        // OK
a = tup.Red
                        // Compile error
                        // Compile error
a = 3
```

Memories

Clear SRAMs

```
// code/mem1.prp
@a as __bits:3 __size:1024 __rdports:1
@b as @a __fwd:false // without cycle fowarding
@cycle as __bits:8

I(@a[0] == @cycle)

prev_val = @cycle
@cycle += 1
@a[0] = @cycle
@b[0] = @cycle

I(@a[0] == @cycle)

I(@a[0] == @cycle)
I(@a[0].__last == prev_val)
I(@b[0] == @b[0].__last == prev_val)

%out = @a[0] + @b.0
```

- Memory forward unless __last used
- Reset to zero by default
- Enforces the rd/wr ports if indicated
- Moves logic to get addresses at posedge

Memories

Enforce SRAM constraints

```
// code/mem2.prp
// Enforce #rd and wr ports in SRAM
@a as __bits:8 __size:1024 __rdports:1 __wrports:1
@cycle as __bits:8

@cycle += 13

// ADDR must be stable at posedge. Push logic
@a[@cycle] = @cycle-1

%out = @a[~@cycle]
```

Becomes

Memories

Enforce SRAM constraints

```
// code/mem4.prp
// Enforce #rd and wr ports in SRAM
@a as __bits:8 __size:1024 __rdports:1 __wrports:1
@a as __posedge:false // posedge by default
@cycle as __bits:8
@cycle += 13

// SRAM can use pos/neg edge
@a[@cycle] = @cycle-1

%out = @a[~@cycle]
```

Compiler Parameters

Flop/Latches/SRAM Specific

```
// code/mem5.prp
                Number of bits
  bits
                Posedge or negedge (true)
  posedge
 last
                Beginning of cycle data (flops/SRAMs)
 size
                number of entries (SRAMs/tuple)
 latch
                Latch not flop based (false)
 clk pin
                Wire signal to control clk pin
 clk rd pin
                Wire signal to read clk pin
                Wire signal to write clk pin
 clk wr pin
                Code block to execute during reset
reset
                Wire signal to control reset pin
 reset pin
                Number of reset cycles required (1)
 reset cycles
 _reset async
                Asynchronous reset (false)
```

Generic

```
// code/generic.prp
 allowed
                Allowed values in variable
                Tuple values become an enum
 enum
                Tuple behaves like a set (false)
 set
 rnd
                Generate an allowed random number
                ID for each module hierarchy
 obj
 index
                Loop iteration position
 io pos
                io possition for generated verilog
                Controls random generation
 rnd bias
 stage
                stage or comb submodule (false)
 fluid
                Outputs in module handled as fluid
 comptime
                Statement known at compile time
                Debug statment, no side effects
 debug
```



Ranges

Basic

```
// code/ranges1.prp
// I((1,2,3) == 1...3) compile error
I((1,2,3) == (1..3))
I(((0..7) ..by.. 2) == (0, 2, 4, 6))
I((0..15) ..by.. (2, 3) == (0, 2, 5, 7, 10, 12, 15))
I((1..2) ..union.. 3 == (1..3))
I((1...10) ...intersect.. (2...20) == (2...10))
// Ranges can be open
I((3..) .. intersect.. (1..5) == (3..5))
I((...) ...intersect.. (1...2) == (1...2)
I((..4) ..union.. (2..3) == (..4))
I((2...) == (2...-1))
I((...3) == (-1...3))
// Ranges can not be converted to values
// I((1..3)[[]]) // compile error
```

Complex

```
// code/ranges2.prp
seq = (1...9)
start = seq[0..2]
middle = seq[3..-2] // seq[-2..3] same
end = seq[-2...]
copy = seq[...]
I(start == (1,2,3))
I(middle == (4,5,6,7))
I(end == (8.9))
I(copy == (1,2,3,4,5,6,7,8,9))
val = 0b00 01 10 11
I(val[[0..2]] == 0b011)
I(val[[2..0]] == 0b011) // no order
I(val[[...-2]] == 0b00)
I(val[[-2..]] == 0b00) // no order
I(val[[-1]] == 0b1 // MSB)
I((1...3) * 2 == (2,4,6))
I((1..3) + 2 == (3..5))
I((1.2.4) ++ 3 == (1..4))
```

Random number generation

rnd and rnd_bias interface. Seed controller by environment variable.

```
// code/rndtest.prp
puts import io.puts
a = \_rnd(1..3) // rnd between 1 2 3
b as __bits:12
b.__rnd_bias = (1, 0) // weight 1 for value 0
b.__rnd_bias ++= (2, 3) // weight 2 for value 3
b.__rnd_bias ++= (2 ,4) // weight 2 for value 4
b. rnd bias ++= (5, 9) // 0 10%, 3 20%, 4 20%, and 9 50% chance
c as bits:8
c.__rnd_bias = (1,0) // weight 1 for value 0
c.__rnd_bias ++= (2 ,255) // weight 2 for value 255
c.__rnd_bias ++= (7,1..254) // weigth 7 for the rest
puts(c.__rnd) // 10% chance 0, 20% chance 255, 70% other
$export PRP_RND_SEED=33
$prp --run rndtest
```



Resets

```
// code/reset1.prp
@a as __bits:3
@a.__reset = ::{ this = 13 }
@b as __bits:3 __reset:false // disable reset
@mem0 as __bits:4 __size:16
@mem0. reset = ::{ this = 3 }
@mem1 as (__bits:4,__size:16, __reset_pin:0)
@mem2 as (__bits:2,__size:32)
// complex custom reset
@mem2. reset cycles = @mem2. size + 4
@mem2.__reset = ::{
 // Called during reset or after clear (!!)
 @_reset_pos as __bits:log2(@this.__size) __reset:false
 @this[@_reset_pos] = @_reset_pos
 @_reset_pos += 1
```

Multiple Clocks

Each flop or fluid stage can have its own clock

```
// code/clk1.prp

@clk_flop = $inp
// implicit @clk_flop as __clk_pin:$clk
@clk2_flop as __clk_pin:$clk2
@clk2_flop = @clk_flop

%out = @clk2_flop
%out as __fluid:true
%out as __clk_pin:$clk3 // 3rd clock for output
```

Constants

Compile time assertions and checks

```
// code/assertions.prp

a = 3
a.__comptime = true
b = a // b and a must be known at Compile time

if a==3 { // compile time if condition
    I(true) // runtime assertion
    %d = $0+a // no constant
}

{.constexpr:true
I(a == b) // Compile time assertion
}
I(%d != a) // runtime assertion
```

Bit precision

Explicit vs implicit

```
// code/precission1.prp
a = 3 // implicit, allowed:3u2bits
a = a + 1 // OK
b = 3u2bits // explicit, __bits:2 __allowed:3u2bits
b = b - 1 // OK, __allowed:2u2bits
b = b + 2 // compile error, bits explicit 2
I(b == 2)
b := b + 2 // OK (drop bits)
I(b == 0) // 4u2bits -> 0b100[[0..1]] == 0
// implicit unless all values explicit
c = 3 - 1u1bits // implicit, __bits:2 __allowed:2u2bits
@d. allowed as (0, 1, 7) // allowed values
0d = 1
        // OK
ad += 1
@d += 1 // compile error
I(0b11_1100 == (a, 0b1100)[[]]) // bit concatenation
```

Conditions

```
// code/precission2.prp
a. allowed as 1..6
a = 5
c = 5
if xx {
  a = a + 1 // OK
 c = c + 1
}else{
  a = a - 4 // OK
 c = c - 4
a = a + 1 // compile error, may be out range
I(c. allowed == (1,6)) // all possible values
c = c + 2
I(c. \_allowed == (3,8) and c.\_bits == 4)
c = c ^ (c>>1) // Not predictable
I(c. allowed == (0..15) and c._bits == 4)
c = 300 // OK because c was explicit
d = 50u2bits // compile error
e = 3u2bits
             // OK, drop upper bits
e := 50
e = e - 1
```

Fluid

Fluid syntax

```
// $i? = false // do not consume
// $i? = true // consume
// $i! = true // trigger retry to input
// $i! = false // do not retry input, gone if valid
             // is valid set?
// $i! // is retry set?
// $i!! // is clear set?
// $i!! = true // clear flop
// $i!! = false // do not clear flop
// %o? = false // do not generate output
// %o! = true // compile error
// %o! = false // compile error
// %o?
      // is valid set? (there was a write)
// %o! // is retry set?
// %o!! // is clear set?
// %o!! = true // clear flop
// %o!! = false // do not clear flop
// yield
        // stop and start from here cycle
// waitfor // blocking wait until input is ready
```

Dealing with valids

Fluid Impacts

```
// code/fluid2.prp file
if a? and a.counter>0 {
                        // Option 1
  @total += a.counter
                       // Option 2 (same behavor)
try {
 if a.counter>0 {
    @total += a.counter
if a?.counter>0 {
                       // Option 3 (same)
  @total += a.counter
@total += a?.counter
                         // Option 4 (same)
// code/fluid3.prp file
puts import io.puts
puts("prints every cycle")
try {
  puts("odd cycles")
 yield  // Yield applies to scope ::{}
  puts("even cycles")
puts("prints every cycle")
```

```
// code/fluid4.prp file
everyother = ::{
 if @conta {
   vield
  @conta = ~@conta
  return 1
@total all += 1
@total yield += everyother
I(@total all == @total yield)
try {
   @total2_all += 1
try {
   @total2 yield += everyother()
   I(@total2_all == 2 then @total2_yield == 1)
```

Fluid Restarts

```
// code/fluid6.prp file
if $in1? {
   val2 = $in1
}elif $in2? {
   val2 = $in2
}else{
   val2 = 0
}

// Same as previous statements
val1 = $in1 ?? $in2 ?? 0
```

Fluid Instantiation

Non Fluid Examples

```
// code/fluid7.prp file
sadd = :: { %sum = $a + $b }
sinc = ::{ % = $ + 1 }
combinational = ::{
 % = ssum(a:sinc(\$a), b:sinc(\$b))
one_stage_flop_out = ::{ // The output is flopped
 % = ssum(a:sinc(\$a), b:sinc(\$b))
 % as __stage:true
one_stage_comb_out = ::{ // Not flopped output
 a1 as sinc
 a2 as ssum stage:true
 % = a2(a:a1(\$a), b:a1(\$b))
two_stage_comb_out = ::{ // Not flopped output
  a1 as sinc __stage:true
  a2 as ssum stage:true
 % = a2(a:a1(\$a), b:a1(\$b))
```

Fluid Examples

```
// code/fluid8.prp file
combinational = ::{
 % = ssum(a:sinc(\$a), b:sinc(\$b))
incsum = combinational(a:$a,b:$b)
incsum as fluid:true // instance is fluid
one_stage_fluid = ::{ // Same as incsum
 % = ssum(a:sinc($a), b:sinc($b))
 % as fluid:true
mixed weird fluid = ::{
 \%out1 = a2(a:a1($a), b:a1($b))
 \%out2 = a2(a:$a b:$b)
 %out2 as fluid:true
allfluid = mixed weird fluid
allfuild as fluid:true // both out1 and out2
```

Connecting Stages

Traditional

```
sadd = :: { %sum = $a + $b }
sinc = ::{ % = $ + 1 }
opt1_2stages = ::{
 s1 = sinc($a)
 s1_b = sinc($b)
 s1_a as __stage:true
 s1_b as __stage:true
 % = sadd(a:s1_a, b:s1_b)
 % as __stage:true
opt2_2stages = ::{
 s1 = sinc($a)
 s1_b = sinc($b)
 % = sadd(a:s1 a, b:s1 b)
  (s1_a, s1_b, %) as __stage:true
```

More Compact

```
opt3_2stages = ::{
    s1.a = sinc($a)
    s1.b = sinc($b)
    % = sadd(a:s1.a, b:s1.b)

    (s1, %) as __stage:true
}

opt4_2stages = ::{
    s1 = (a:sinc($a), b:sinc($b)) __stage:true
    % = sadd(s1) __stage:true
}
```

Assignments, as vs =

Base syntax

Fluid and assignments, as vs =

both out1 and out2 happens or nothing happens

```
// code/assign2.prp
_tmp1 = $a  // read that can trigger restart
_tmp2 = $b
try {
    %out1 = _tmp1 + 1  // guarantee no restart (reread)
}
try {
    %out2 = _tmp2 + 1
}
```

```
// code/assign3.prp
try {
    %out1 = $a + 1
    %out2 = $b + 1
}
```

out1 and out2 can happen independently

```
// code/assign4.prp
try {
    %out1 = $a + 1
}
try {
    %out2 = $b + 1
}
```

```
// code/assign5.prp
_tmp1 as $a // alias, no restart trigger
_tmp2 = \$b // pass reference, no restart
try {
    %out1 = _tmp1 + 1 // can trigger resart
}
try {
    %out2 = _tmp2 + 1 // can trigger restart
}
```

Objects

prototype inheritance

```
// code/objects1.prp
obj1.oneortwo = ::{return 1}
obj2.oneortwo = ::{return 2}
obj1.oneortwo2 = 1
obj2.oneortwo2 = 2
if $input[[0..1]] == 0 {
 tmp = obj1
 I(tmp.oneortwo == 1)
 I(tmp.oneortwo2 == 1)
}elif $input[[0..1]] == 1 {
 tmp = obj2
 I(tmp.oneortwo == 2)
 I(tmp.oneortwo2 == 2)
}else{
 // Calling undefined method is init value
 // NEVER runtime error
 I(tmp.oneortwo == 0)
 I(tmp.oneortwo2 == 0)
I(tmp.oneortwo ..in.. (1, 2,0))
```

overload

```
// code/objects1.prp
parent.dox = ::{return 1+$0}
I(parent.dox(3) == 4)
child = parent // copy
I(child.__obj == parent.__obj)
child.dox = ::{
  _tmp = super($)
 %o3 = punch @this.v2 // add new field in child
 %o3 = 3
                    // set a value
  return tmp + 7
I(child. obj != parent. obj)
I(child.v1) // compile error, v1 undefined
t = child.dox(4)
I(t == (1+4+7))
I(child.v1 == 3)
grandson = child
grandson.dox = :when $0>20:{ super($); 100}
t = grandson.dox(4)
I(t == (1+4+7))
t = grandson.dox(30)
I(t == 100)
```

Objects 2

dealing with objects

```
// code/objects2a.prp
obj1.foo as __bits:3
obj2.bar as bits:2
I(!(obj1. obj == obj2. obj))
obj1c = obj1
obj1.foo = 1
obi1c.foo = 3
I(obj1.__obj == obj1c.__obj)
obj3 as obj1 or obj2 // Union type
if 3. rnd == 2 {
 obj3 = obj1
 obj3.foo = 1
}else{
 obj3 = obj2
 obj3.bar = 2
if obj3.__obj == obj1.__obj {
 I(obj3.foo == 1)
```

dealing with objects

```
// code/objects2b.prp
a.lo = 77
a.a.a = 1
a.a.b = 2
a.a.c = ::{
 I(this.a == 1)
 this.d += 1
  this.b = 2
  this.this.lo = 10
a.b.a = 4
a.b.b = 5
a.b.c = ::{
 I(this.a == 4)
 this.d += 1
  this.b = 2
  this.this.lo = 20
I(a.lo == 77 \text{ and } a.a.b == 2 \text{ and } a.b.b == 5)
a.a.c()
I(a.lo == 10 \text{ and } a.a.b == 3 \text{ and } a.b.b == 5)
a.b.c()
I(a.lo == 20 \text{ and } a.a.b == 3 \text{ and } a.b.b == 6)
```

Matching

binary matching

```
// code/objects1.prp
a = 0x73
I(a == 0b111011)
I(a == 0b?11?11)
c as __bits:4
I(c.popcount <= 1) // Only 1 bit can be set</pre>
unique if c == 0b???1 { // ? only in binaries}
 onehot = 1
}elif c == 0b??1? {
  onehot = 2
}elif c == 0b?1?? {
 onehot = 3
}elif c == 0b1??? {
 onehot = 4
}else{
  onehot = 0
```

Debugging

Debug have no impact on non-debug

```
// code/debug1.prp
{.__debug:1
I as ::{
 puts import io.puts
 if (!$0) {
   if ($. size==1) {
      puts("assertion failed\n");
   }else{
     puts($[1..] ++ "\n")
I(a == 3, "oops") // runtime check
{.__comptime as true
I(a == 3) // compile time check
cond = true
c = 3
c.__comptime = true // c must be compile time
a = b + 4 + c - d
// 4+c must be compile time constant
```

Strings must be known at compile time

```
// code/debug2.prp
cond.__comptime as true
if cond {
   b = "potato"
}else{
   b = "carrot"
}
tup[b] = true
for a in tup {
   io import io
   io.puts("index:{} value:{}\n",a.__index,a)
   I(tup[a.__index] == a)
}
```

Interface with C++ code

C-api must have known IO at compile time

```
// code/test call1.prp
myprint import myprint
myprint("hello")
read_val import json_read
read val. comptime = true
I(read val("foo")==6)
                                // called at compile time
for i in (1..read val("file")) {
 myprint(txt:"i:{}", i)
                         // called at simulation time
// code/myprint.cpp
#include "prp cpp.hpp"
void prp_json_read(const prp_tuple inp, prp_tuple &out) {
 prp string str = inp.get(0);
 out.set(0,str.str().size()+3); // Fix value in output given set of inputs
void prp_myprint(const prp_tuple inp, prp_tuple &out) {
 assert( inp.get(0).is_string()); assert(!inp.get(1).is_string());
 assert(!inp.get("txt").is_number()); assert( inp.get(1).is_number());
 assert(inp.get(0) == inp.get("txt"));
 fmt::print(inp.get("txt").get_sview(), inp.get(1).get_sview());
```

Interface with C++ code

C-api structs converted to C++

```
// code/test_call2.prp
my_c_code import my_c_code
a = (b:1, c:true, d:"hello")
%foo = my_c_code(a)

// code/test_call2.cpp
#include "prp_cpp.hpp"

void prp_my_c_code(const prp_tuple inp, prp_tuple &out) {
   assert(inp.is_tupple());
   prp_number b = inp.get("b");
   prp_boolean c = inp.get("c");
   prp_string d = inp.get("d");
   fmt::print("b:{} c:{} d:{}\n", b.get_uint64(), c.get_bool(), d.get_sview());
}
```