

The City College of New York  
Computer Organization Lab  
**CSC 34300**  
(Spring 2024)

**LAB 3**  
**Integration ADD/SUM LPM module  
with SRAM LPM module.**

**Mahir Asef**

**Instructor: Albi Arapi**

**Date: 04.03.2024**

## **Table of Contents**

**Objective -----Page 3**

**Functionality and Specifications-----Page 3**

**Simulations-----Page 8**

**Conclusion-----Page 8**

## Objective:

The purpose of this lab experiment is to introduce ourselves to working with LPM modules in Quartus. By the end of this experiment, we will be able to import and implement add/sub lpm as well as a sram lpm and able to see how the addsub lpm adds two numbers and how sram writes a number in memory and how memory reads it. Ultimately, our goal is to write two numbers in sram memory and store them in two different addresses from where the memory reads the numbers and feeds it into lpm module to add them together. The result of the addition will then be stored back to a specific address of sram memory.

## Functionality and Specifications:

### Sram LPM:

```

37 LIBRARY ieee;
38 USE ieee.std_logic_1164.all;
39
40 LIBRARY altera_mf;
41 USE altera_mf.altera_mf_components.all;
42
43 ENTITY asef_sram IS
44   PORT
45   (
46     address : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
47     clock    : IN STD_LOGIC := '1';
48     data     : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
49     wren     : IN STD_LOGIC;
50     q        : OUT STD_LOGIC_VECTOR (31 DOWNTO 0)
51   );
52 END asef_sram;
53
54 ARCHITECTURE SYN OF asef_sram IS
55   SIGNAL sub_wire0 : STD_LOGIC_VECTOR (31 DOWNTO 0);
56
57 BEGIN
58   q <= sub_wire0(31 DOWNTO 0);
59
60   altsyncram_component : altsyncram
61   GENERIC MAP (
62     clock_enable_input_a => "BYPASS",
63     clock_enable_output_a => "BYPASS",
64     init_file => "init.mif",
65     intended_device_family => "Cyclone V",
66     lpm_hint => "ENABLE_RUNTIME_MOD=NO",
67     lpm_type => "altsyncram",
68     numwords_a => 256,
69     operation_mode => "SINGLE_PORT",
70     outdata_aclr_a => "NONE",
71     outdata_reg_a => "CLOCK0",
72     power_up_uninitialized => "FALSE",
73     read_during_write_mode_port_a => "NEW_DATA_NO_NBE_READ",
74     width_a => 8,
75     width_b => 32,
76     width_byteena_a => 1
77   )
78   PORT MAP (
79     address_a => address,
80     clock0 => clock,
81     data_a => data,
82     wren_a => wren,
83     q_a => sub_wire0
84   );
85
86 END SYN;

```

The above is VHDL code for the Sram module. In our experiment, this sram module will take two input data initiated from a MIF file with address 1 and 2 and write it on memory when wren is high with the clock at rising edge and q will read the data from memory for further operations.

### 32 Bit 1:2 Demux:

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3
4  entity asef_1x2_demux_32bit is
5  port (
6      input : in  std_logic_vector(31 downto 0); -- 32-bit input
7      sel   : in  std_logic;                    -- Selection signal
8      output1 : out std_logic_vector(31 downto 0); -- Output 1
9      output2 : out std_logic_vector(31 downto 0); -- Output 2
10 );
11 end asef_1x2_demux_32bit;
12
13 architecture Behavioral of asef_1x2_demux_32bit is
14 begin
15     process (input, sel)
16     begin
17         if sel = '0' then
18             output1 <= input;
19             output2 <= (others => '0'); -- Set output 2 to all zeroes
20         elsif sel = '1' then
21             output1 <= (others => '0'); -- Set output 1 to all zeroes
22             output2 <= input;
23         else
24             output1 <= (others => '0'); -- Default: Set both outputs to all zeroes
25             output2 <= (others => '0');
26         end if;
27     end process;
28 end Behavioral;
29

```

The 1:2 demultiplexer in our design will be fed the data that's read by sram as its input signal. With the select input being 0, the data at memory address 1 will be the 1<sup>st</sup> output of the demux and data at address 2 will be the 2<sup>nd</sup> output of the demux when select input is high.

### Non-Shift-Register:

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3
4  entity asef_non_shift_register is
5  port (
6      clk : in  std_logic;
7      load : in  std_logic;
8      data : in  std_logic_vector(31 downto 0);
9      q : out std_logic_vector(31 downto 0);
10 );
11 end asef_non_shift_register;
12
13 architecture Behavioral of asef_non_shift_register is
14     signal reg_data : std_logic_vector(31 downto 0);
15 begin
16     process(clk)
17     begin
18         if rising_edge(clk) then
19             if load = '1' then
20                 reg_data <= data;
21             end if;
22         end if;
23     end process;
24
25     q <= reg_data;
26 end Behavioral;
27

```

Since we will not be able to store the data sitting at output1 and output2 of demux to add sub lpm for further operation, we created this non shift register. The non shift register only stores the values and feeds the values into the add sub module when both data are ready. The reason we need to store data is because of the process in sram which will write and read the data at address 1 first so this data may have to wait until sram also writes and reads the data from memory address 2 and then feed it through demux. Once both data are ready, this register takes them to storage for further operation.

## Add/Sub LPM:

```


37  LIBRARY ieee;
38  USE ieee.std_logic_1164.all;
39
40  LIBRARY lpm;
41  USE lpm.all;
42
43  ENTITY asef_addsub IS
44  PORT
45  (
46    add_sub : IN STD_LOGIC ;
47    dataaa : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
48    datab : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
49    overflow : OUT STD_LOGIC ;
50    result : OUT STD_LOGIC_VECTOR (31 DOWNTO 0)
51  );
52  END asef_addsub;
53
54  ARCHITECTURE SYN OF asef_addsub IS
55
56
57    SIGNAL sub_wire0 : STD_LOGIC ;
58    SIGNAL sub_wire1 : STD_LOGIC_VECTOR (31 DOWNTO 0);
59
60
61
62    COMPONENT lpm_add_sub
63    GENERIC (
64      lpm_direction : STRING;
65      lpm_hint : STRING;
66      lpm_representation : STRING;
67      lpm_type : STRING;
68      lpm_width : NATURAL
69    );
70    PORT (
71      add_sub : IN STD_LOGIC ;
72      dataaa : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
73      datab : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
74      overflow : OUT STD_LOGIC ;
75      result : OUT STD_LOGIC_VECTOR (31 DOWNTO 0)
76    );
77  END COMPONENT;
78
79  BEGIN
80    overflow <= sub_wire0;
81    result <= sub_wire1(31 DOWNTO 0);
82
83    LPM_ADD_SUB_component : LPM_ADD_SUB
84    GENERIC MAP (
85      lpm_direction => "UNUSED",
86      lpm_hint => "ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO",
87      lpm_representation => "UNSIGNED",
88      lpm_type => "LPM_ADD_SUB",
89      lpm_width => 32
90    )
91    PORT MAP (
92      add_sub => add_sub,
93      dataaa => dataaa,
94      datab => datab,
95      overflow => sub_wire0,
96      result => sub_wire1
97    );
98
99
100  END SYN;
101
102

```

This is the final step of our design where we create a add/sub module that takes the two inputs store in the register and with the operation input being high, it adds the two numbers and outputs the result of addition as well as if any overflow occurred.

## Complete Design:

### Add/Sub SRAM Circuit:



## Add/Sub SRAM VHDL:

```

20 LIBRARY ieee;
21 USE ieee.std_logic_1164.all;
22
23 LIBRARY work;
24
25 ENTITY asef_addsub_sram IS
26     PORT
27     (
28         asef_addsub_in : IN STD_LOGIC;
29         asef_wren : IN STD_LOGIC;
30         asef_clock : IN STD_LOGIC;
31         asef_sel : IN STD_LOGIC;
32         asef_load_2 : IN STD_LOGIC;
33         asef_load_1 : IN STD_LOGIC;
34         asef_address : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
35         asef_overflow : OUT STD_LOGIC;
36         asef_reg_1 : OUT STD_LOGIC_VECTOR(31 DOWNTO 0);
37         asef_reg_2 : OUT STD_LOGIC_VECTOR(31 DOWNTO 0);
38         asef_result : OUT STD_LOGIC_VECTOR(31 DOWNTO 0);
39         asef_sram_output : OUT STD_LOGIC_VECTOR(31 DOWNTO 0)
40     );
41 END asef_addsub_sram;
42
43 ARCHITECTURE bdf_type OF asef_addsub_sram IS
44
45     COMPONENT asef_sram
46     PORT (wren : IN STD_LOGIC;
47          clock : IN STD_LOGIC;
48          address : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
49          data : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
50          q : OUT STD_LOGIC_VECTOR(31 DOWNTO 0)
51     );
52     END COMPONENT;
53
54     COMPONENT asef_1x2_demux_32bit
55     PORT (sel : IN STD_LOGIC;
56          input : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
57          output1 : OUT STD_LOGIC_VECTOR(31 DOWNTO 0);
58          output2 : OUT STD_LOGIC_VECTOR(31 DOWNTO 0)
59     );
60     END COMPONENT;
61
62     COMPONENT asef_non_shift_register
63     PORT (clk : IN STD_LOGIC;
64          load : IN STD_LOGIC;
65          data : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
66          q : OUT STD_LOGIC_VECTOR(31 DOWNTO 0)
67     );
68     END COMPONENT;
69
70     COMPONENT asef_addsub
71     PORT (add_sub : IN STD_LOGIC;
72          dataa : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
73          datab : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
74          overflow : OUT STD_LOGIC;
75          result : OUT STD_LOGIC_VECTOR(31 DOWNTO 0)
76     );
77     END COMPONENT;
78
79     SIGNAL SYNTHESIZED_WIRE_0 : STD_LOGIC_VECTOR(31 DOWNTO 0);
80     SIGNAL SYNTHESIZED_WIRE_1 : STD_LOGIC_VECTOR(31 DOWNTO 0);
81     SIGNAL SYNTHESIZED_WIRE_2 : STD_LOGIC_VECTOR(31 DOWNTO 0);
82     SIGNAL SYNTHESIZED_WIRE_3 : STD_LOGIC_VECTOR(31 DOWNTO 0);
83     SIGNAL SYNTHESIZED_WIRE_4 : STD_LOGIC_VECTOR(31 DOWNTO 0);
84     SIGNAL SYNTHESIZED_WIRE_5 : STD_LOGIC_VECTOR(31 DOWNTO 0);
85
86
87 BEGIN
88     asef_reg_1 <= SYNTHESIZED_WIRE_4;
89     asef_reg_2 <= SYNTHESIZED_WIRE_5;
90     asef_result <= SYNTHESIZED_WIRE_0;
91     asef_sram_output <= SYNTHESIZED_WIRE_1;
92
93
94     b2v_inst : asef_sram
95     PORT MAP (wren => asef_wren,
96              clock => asef_clock,
97              address => asef_address,
98              data => SYNTHESIZED_WIRE_0,
99              q => SYNTHESIZED_WIRE_1);
100
101
102     b2v_inst2 : asef_1x2_demux_32bit
103     PORT MAP (sel => asef_sel,
104              input => SYNTHESIZED_WIRE_1,
105              output1 => SYNTHESIZED_WIRE_2,
106              output2 => SYNTHESIZED_WIRE_3);
107
108
109
110     b2v_inst3 : asef_non_shift_register
111     PORT MAP (clk => asef_clock,
112              load => asef_load_1,
113              data => SYNTHESIZED_WIRE_2,
114              q => SYNTHESIZED_WIRE_4);
115
116
117     b2v_inst4 : asef_non_shift_register
118     PORT MAP (clk => asef_clock,
119              load => asef_load_2,
120              data => SYNTHESIZED_WIRE_3,
121              q => SYNTHESIZED_WIRE_5);
122
123
124     b2v_inst5 : asef_addsub
125     PORT MAP (add_sub => asef_addsub_in,
126              dataa => SYNTHESIZED_WIRE_4,
127              datab => SYNTHESIZED_WIRE_5,
128              overflow => asef_overflow,
129              result => SYNTHESIZED_WIRE_0);
130
131
132 END bdf_type;

```

## Testbench Code:

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3
4  entity asef_addsub_sram_tb is
5  end entity asef_addsub_sram_tb;
6
7
8
9  architecture TbArchitecture of asef_addsub_sram_tb is
10     signal asef_address: std_logic_vector(7 downto 0);
11     signal asef_clock: std_logic := '0';
12     signal asef_wren, asef_sel, asef_addsub_in, asef_load_1, asef_load_2, asef_overflow : std_logic;
13     signal asef_reg_1, asef_reg_2, asef_result, asef_sram_output: std_logic_vector(31 downto 0);
14
15     component asef_addsub_sram is
16     port
17     (
18         asef_addsub_in : IN std_logic;
19         asef_wren : IN std_logic;
20         asef_clock : IN std_logic;
21         asef_sel : IN std_logic;
22         asef_load_2 : IN std_logic;
23         asef_load_1 : IN std_logic;
24         asef_address : IN std_logic_vector(7 downto 0);
25         asef_overflow : OUT std_logic;
26         asef_reg_1 : OUT std_logic_vector(31 downto 0);
27         asef_reg_2 : OUT std_logic_vector(31 downto 0);
28         asef_result : OUT std_logic_vector(31 downto 0);
29         asef_sram_output : OUT std_logic_vector(31 downto 0)
30     );
31 end component asef_addsub_sram;
32
33 begin
34
35     DUT: asef_addsub_sram port map(
36         asef_wren => asef_wren,
37         asef_addsub_in => asef_addsub_in,
38         asef_sel => asef_sel,
39         asef_clock => asef_clock,
40         asef_load_1 => asef_load_1,
41         asef_load_2 => asef_load_2,
42         asef_address => asef_address,
43         asef_sram_output => asef_sram_output,
44         asef_overflow => asef_overflow,
45         asef_reg_1 => asef_reg_1,
46
47         asef_reg_2 => asef_reg_2,
48         asef_result => asef_result
49     );
50
51     -- clk
52 PROCESS
53 BEGIN
54     asef_clock <= NOT asef_clock;
55     WAIT FOR 5 ns;
56 END PROCESS;
57
58 stimulus: process
59 begin
60     asef_wren <= '0';
61     asef_addsub_in <= '1';
62
63     asef_sel <= '0';
64     asef_load_1 <= '1';
65     asef_load_2 <= '0';
66     asef_address <= "00000000";
67     wait for 40ns;
68     asef_address <= "00000001";
69
70
71     asef_load_1 <= '0';
72     wait for 10ns;
73     asef_sel <= '1';
74     wait for 20ns;
75     -- reg_load_in_1 <= '0';
76     asef_load_2 <= '1';
77
78     wait for 20ns;
79
80
81     asef_load_2 <= '0';
82     asef_load_1 <= '0';
83     asef_address <= "00000010";
84     asef_wren <= '1';
85     wait for 20ns;
86     asef_wren <= '0';
87
88     wait;
89 end process;
90
91 end architecture TbArchitecture;

```

The above is VHDL testbench code that tests our full circuit design. Here, we initialize a mif file with two numbers. 1<sup>st</sup> number 0xFFEEBBAA is stored at address 00000000 and 2<sup>nd</sup> number 0x00223344 is stored at address 00000001. The sram module writes the 1<sup>st</sup> number in memory and allows the output to read the number from memory and thus 0xFFEEBBAA goes as input to 32 bit demux and when select is low, demux outputs this number on output 1 from where the number gets stored in the non shift register. Then sram writes and reads the number 0x00223344 that gets fed into the input of demux where the demux sends the number at output 2 when the select input is high. Then the number gets stored in non shift register and when both numbers are ready in the register, they are put through add/sub lpm for addition with the operand input being high for addition. Once the



addition is done the result output shows 0x0010EEEE with overflow signal being high which means the addition causes an overflow which is the correct result. At the final step, the result gets stored back to sram at memory address 3 (0000010).

## Simulation:



This is the modelsim simulation of our circuit design. As we can see the 1<sup>st</sup> data gets ready first from address 00000000 and then it waits for 2<sup>nd</sup> data to come through from 00000001. When both data are available, two numbers get added and the resulting number is a correct addition that is stored at address 00000010 which is the 3<sup>rd</sup> address in the sram memory.

## Conclusion:

We have reached the end of this laboratory experiment. Throughout this experiment, we were able to correctly define the functionality of add/sub module and sram module as well as understanding how they store data or operate on data. Then we have started building our circuit that will take two inputs from sram module and perform addition on the add/sub module and store the result of operation back to sram. As shown above, we were able to successfully create a sram that feeds data into a 32 bit demux that we have built and 32 bit demux sends the data to a register for storage which we have also programmed. At the end we were successfully able to connect the add/sub module with rest of our design and as we can see, we were successfully able to perform addition between two numbers and then also found out how to store the result back to the memory of sram.



We have then moved onto modelsim to simulate our design for verification. Our modelsim compiled all the vhdl files with no errors and successfully created waveforms from which we were able to see that our circuit indeed performs as intended by writing and reading data from memory and then perform addition to store the result back on memory. Overall, this has been a very successful laboratory work that helped us learn a great deal about the built in library of Quartus and how they can be helpful in our own designs.