The City College of New York

Computer Organization Lab

CSC 34300

(Spring 2024)

LAB 4 8 Bit Shift_ADD_Multiplier

Mahir Asef

Instructor: Albi Arapi

Date: 04.18.2024

Table of Contents

Objective	Page 3
Functionality and Specifications	Page 3
Simulation	Page 11
Conclusion	Page 12

Objective:

The purpose of this lab experiment is to introduce ourselves to working with add shift multiplier in Quartus. By the end of this experiment, we will be able to understand how the add shift multiplier operates on multiplier and multiplicands as well as how it stores the product at each iteration in the product register. We will learn how to create the components necessary to create an 8 bit add shift multiplier by using D flip flop, full adder, ripple carry adder etc. Throughout the experiment, we will be replicating VHDL code for each component part and then connect them together to build the entire design of the add shift multiplier. We will also do a design verification using modelSim at the end to demonstrate the functionality of our circuit for which we will also replicate testbench code.

Functionality and Specifications:

Controller:

```
library ieee;
use ieee.std_logic_1164.all;
    use ieee.std_logic_arith.all;
   use ieee.std_logic_unsigned.all;
 5 pentity Controller is
   port (reset : in std_logic ;
    clk : in std_logic ;
 8
    START : in std_logic ;
    LSB : in std_logic ;
 9
     ADD_cmd : out std_logic ;
10
11
    SHIFT_cmd : out std_logic ;
12
    LOAD_cmd : out std_logic ;
13
    -STOP : out std_logic);
14
   parchitecture rtl of Controller is
15
    signal temp_count : std_logic_vector(2 downto 0);
16
17
     -- declare states
    type state_typ is (IDLE, INIT, TEST, ADD, SHIFT);
18
   signal state : state_typ;
19
20 ⊟begin
   process (clk, reset)
21
22
    begin
23 dif reset='0' then
    state <= IDLE;
temp_count <= "000";
25
26 pelsif (clk'event and clk='1') then
27 case state is
28
    when IDLE =>
29 pif START = '1' then
30
    -state <= INIT;
31
   delse
32
    state <= IDLE;
33
    end if;
34
     when INIT =>
35
     state <= TEST;
36
    when TEST =>
    pif LSB = '0' then
37
    -state <= SHIFT:
38
39
    de1se
40
     state <= ADD;
41
     end if;
42
     when ADD =>
43
     state <= SHIFT;</pre>
    when SHIFT =>
  dif temp_count = "111" then -- verify if finished
```

```
temp_count <= "000"; -- re-initialize counter
46
47
     -state <= IDLE; -- ready for next multiply
48
    delse
      temp_count <= temp_count + 1; -- increment counter
49
50
      state <= TEST;
51
     end if;
52
     end case;
     end if;
53
     end process;
54
55
      STOP <= '1' when state = IDLE else '0';
     ADD_cmd <= '1' when state = ADD else '0';
SHIFT_cmd <= '1' when state = SHIFT else '0';
LOAD_cmd <= '1' when state = INIT else '0';
56
57
58
59 end rtl;
```

D Flip Flop:

```
library ieee;
     use ieee.std_logic_1164.all;
 2
 3
   ⊟entity DFF is
 4
   □port (reset : in std_logic ;
     clk : in std_logic ;
 5
6
    D : in std_logic
    -Q : out std_logic);
 7
 8
    Lend:
     architecture behav of DFF is
 9
10
   ⊟begin
   process (clk, reset)
11
12
     begin
   dif reset='0' then
13
    Q <= '0'; -- clear register
14
   belsif (clk'event and clk='1') then
15
     Q <= D; -- load register
16
17
    ⊦end if:
    end process;
18
    Lend behav:
19
20
```

Multiplicand:

```
library ieee;
     use ieee std_logic_1164 all;
 2
 3
   pentity Multiplicand is
   □port (reset : in std_logic ;
     A_in : in std_logic_vector (7 downto 0);
 5
 6
     LOAD_cmd : in std_logic ;
    RA : out std_logic_vector (7 downto 0));
 8
   □architecture struc of Multiplicand is
 9
10
   □component DFF
11
   白port (
12
     reset : in std_logic;
13
     clk : in std_logic;
14
     D : in std_logic;
15
     Q : out std_logic
    -);
16
17
    end component;
18
    begin
19
   □DFFs: for i in 7 downto 0 generate
20
     DFFReg:DFF port map (reset, LOAD_cmd, A_in(i), RA(i));
21
    -end generate;
22
     end struc;
```

Multiplier:

```
library ieee;
use ieee.std_logic_1164.all;
pentity Multiplier_Result is
port (reset : in std_logic;
clk : in std_logic;
B_in : in std_logic;
B_in : in std_logic;
SHIFT_cmd : in std_logic;
ADD_cmd : in std_logic;
AdD_out : in std_logic;
Add_out : in std_logic_vector (7 downto 0);
C_out : in std_logic;
RC : out std_logic_vector (15 downto 0);
LSB : out std_logic;
            LSB : out std_logic ;
           -RB : out std_logic_vector (7 downto 0));
16
        parchitecture rtl of Multiplier_Result is
         signal temp_register : std_logic_vector(16 downto 0);
-signal temp_Add : std_logic;
18
        pbegin process (clk, reset)
19
20
21
22
          begin
         pif reset='0' then
        temp_register <= (others =>'0'); -- initialize temporary register temp_Add <= '0';
elsif (clk'event and clk='1') then
if LOAD_cmd = '1' then
temp_register (16 downto 8) <= (others => '0');
temp_register (7 downto 0) <= B_in; -- load B_in into register
end if:
23
24
26
27
28
29
          end if;
        rif ADD_cmd = '1' then temp_Add <= '1'; end if;
31
32
        pif SHIFT_cmd = '1' then
pif temp_Add = '1' then
         -- store adder output while shifting register right 1 bit
temp_Add <= '0';
temp_register <= '0' & C_out & Add_out & temp_register (7 downto 1);
```

```
38 Delse
39 -- no add - simply shift right 1 bit
40 temp_register <= '0' & temp_register (16 downto 1);
41 -end if;
42 -end if;
43 -end if;
44 -end process;
45 RB <= temp_register(15 downto 8);
LSB <= temp_register(0);
47 -RC <= temp_register(15 downto 0);
48 end rtl;
```

Full Adder:

```
library ieee;
 2
     use ieee.std_logic_1164.all;
 3
   pentity Full_Adder is
 4
   dport (X : in std_logic;
    Y : in std_logic;
 6
    C_in : in std_logic;
    Sum : out std_logic ;
    -C_out : out std_logic);
 8
 9
    Lend;
10
     architecture struc of Full_Adder is
11
   ⊟begin
12
    Sum <= X xor Y xor C_in;
    C_out <= (X and Y) or (X and C_in) or (Y and C_in);
13
14
    Lend struc;
15
```

Ripple Carry Adder:

```
|library ieee;
use ieee.std_logic_1164.all;
       RB: in std_logic_vector (7 downto 0);
C_out: out std_logic;
Add_out: out std_logic_vector (7 downto 0));
          Lend:
        | signal c_temp : std_logic_vector(7 downto 0); | component Full_Adder
        Ecomponent Full_Adder
Eport (
    X : in std_logic;
    Y : in std_logic;
    C_in : in std_logic;
    Sum : out std_logic;
    C_out : out std_logic
-);
end communication of the std_logic
-);
12
13
15
16
17
19
20
            end component;
       begin c_temp(0) <= '0'; -- carry in of RCA is 0

DAdders: for i in 7 downto 0 generate
-- assemble first 7 adders from 0 to 6

DLow: if i/=7 generate
FA:Full_Adder port map (RA(i), RB(i), c_temp(i), Add_out(i), c_temp(i+1));
and conserve:
21
22
23
24
25
26
          end generate;
27
28
        |-- assemble last adder

⊟High: if i=7 generate

|FA:Full_Adder port map (RA(7), RB(7), c_temp(i), Add_out(7), C_out);
          end generate;
31
          end generate;
32
          end struc;
```

8 Bit Add Shift Multiplier:

```
library ieee;
use ieee.std_logic_1164.all;
 2
   □--library synplify; -- required for synthesis
   L--use symplify.attributes.all; -- required for synthesis
   □entity Multiplier is
 6
   port (
    A_in : in std_logic_vector(7 downto 0 );
 7
    B_in : in std_logic_vector(7 downto 0 );
8
9
    clk : in std_logic;
     reset : in std_logic;
10
    START : in std_logic;
11
12
    RC : out std_logic_vector(15 downto 0 );
13
    -STOP : out std_logic);
14
    Lend Multiplier;
15
    use work.all;
16 □architecture rtl of Multiplier is
17
    signal ADD_cmd : std_logic;
18
     signal Add_out : std_logic_vector(7 downto 0 );
19
     signal C_out : std_logic;
     signal LOAD_cmd : std_logic;
20
     signal LSB : std_logic;
21
     signal RA : std_logic_vector(7 downto 0 );
22
23
     signal RB : std_logic_vector(7 downto 0 );
24
    signal SHIFT_cmd : std_logic;
25
   dcomponent RCA
   □port (
26
27
    RA : in std_logic_vector(7 downto 0 );
28
    RB : in std_logic_vector(7 downto 0 );
29
    C_out : out std_logic;
30
    Add_out : out std_logic_vector(7 downto 0 )
31
    -);
32
    -end component;
33
   dcomponent Controller
34
   port (
35
    reset : in std_logic;
36
    clk : in std_logic;
    START : in std_logic;
37
    LSB : in std_logic;
38
39
    ADD_cmd : out std_logic;
40
    SHIFT_cmd : out std_logic;
41
     LOAD_cmd : out std_logic;
42
    STOP : out std_logic
43
    -);
    -end component:
44
45 dcomponent Multiplicand
```

```
46
    □port (
47
     reset : in std_logic;
     A_in : in std_logic_vector(7 downto 0 );
48
49
     LOAD_cmd : in std_logic;
50
     RA : out std_logic_vector(7 downto 0 )
51
    -);
52
    end component;
53
    □component Multiplier_Result
54
    白port (
55
     reset : in std_logic;
56
     clk : in std_logic;
57
     B_in : in std_logic_vector(7 downto 0 );
58
     LOAD_cmd : in std_logic;
59
     SHIFT_cmd : in std_logic:
     ADD_cmd : in std_logic;
60
61
     Add_out : in std_logic_vector(7 downto 0 );
62
     C_out : in std_logic;
63
     RC : out std_logic_vector(15 downto 0 );
64
     LSB : out std_logic;
65
     RB : out std_logic_vector(7 downto 0 )
66
     -);
67
     end component;
68
     begin
69
     inst_RCA: RCA
70
    □port map (
71
     RA \Rightarrow RA(7 \text{ downto } 0),
     RB \Rightarrow RB(7 \text{ downto } 0),
72
73
     C_out => C_out,
74
     Add_out => Add_out(7 downto 0)
75
    -);
76
     inst_Controller: Controller
77
    □port map (
78
     reset => reset.
79
     clk => clk,
80
     START => START.
     LSB => LSB,
81
82
     ADD_cmd => ADD_cmd,
83
     SHIFT_cmd => SHIFT_cmd,
84
     LOAD_cmd => LOAD_cmd,
85
     STOP => STOP
86
    -);
87
     inst_Multiplicand: Multiplicand
88
    □port map (
89
     reset => reset,
     A_{in} => A_{in}(7 \text{ downto } 0).
90
```

```
91
      LOAD_cmd => LOAD_cmd,
 92
       RA \Rightarrow RA(7 \text{ downto } 0)
 93
 94
       inst_Multiplier_Result: Multiplier_Result
 95
      □port map (
 96
       reset => reset,
 97
       clk => clk,
 98
       B_{in} \Rightarrow B_{in}(7 \text{ downto } 0),
 99
       LOAD_cmd => LOAD_cmd,
100
       SHIFT_cmd => SHIFT_cmd,
101
       ADD_cmd => ADD_cmd,
       Add_out => Add_out(7 downto 0),
102
       C_out => C_out,
103
104
       RC \Rightarrow RC(15 \text{ downto } 0),
105
       LSB => LSB,
106
       RB \Rightarrow RB(7 \text{ downto } 0)
107
108
      Lend rtl;
109
```

This is our full VHDL code for the 8 bits add shift multiplier. It's built by using controller component as well as a multiplicand component (A_in) for the 8-bit multiplicand input and a multiplier component (B_in) for the multiplier input which is also 8 bits. Multiplicand component is built from DFF. In addition, the design also a Full adder as well as a ripple carry adder. The add shift multiplier stores the product result in a 16-bit register named RC.


Testbench Code:

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
       use std.textio.all; --required for file I/O
use ieee.std_logic_textio.all; --required for file I/O
entity TESTBENCH is
lend TESTBENCH;
enarchitecture BEHAVIORAL of TESTBENCH is
          component Multiplier
         pcomponent Multiplier
bport (
    A_in : in std_logic_vector(7 downto 0);
    B_in : in std_logic_vector(7 downto 0);
    clk : in std_logic;
    RC : out std_logic_vector(15 downto 0);
    reset : in std_logic;
    START : in std_logic;
    START : out std_logic;
    START : out std_logic;
14
15
17
18
            STOP : out std_logic
             end component;
            signal A_in_TB, B_in_TB : std_logic_vector(7 downto 0);
signal clk_TB, reset_TB, START_TB : std_logic;
signal STOP_TB : std_logic;
20
22 23 24
             signal RC_TB: std_logic_vector(15 downto 0);
            begin
-- instantiate the Device Under Test
25
26
27
         instantiate the Devinst_DUT: Multiplier
□port map (
|A_in => A_in_TB,
|B_in => B_in_TB,
|clk => clk_TB,
|reset => reset_TB,
28
29
30
31
            reset => reset_ib,
RC => RC_TB,
START => START_TB,
-STOP => STOP_TB);
-- Generate clock stimulus
32
33
34
35
36
37
          STIMULUS_CLK : process
           begin
clk_TB <= '0';</pre>
            wait for 10 ns;
clk_TB <= '1';
wait for 10 ns;
39
40
41
            end process STIMULUS_CLK;
             -- Generate reset stimulus
44 STIMULUS_RST : process
45 begin
```


```
reset_Ib \-
wait for 50 ns;
- TR <= '1';
46
47
48
49
     wait;
50
    -end process STIMULUS_RST;
51
     -- Generate multiplication requests
52
    □STIMULUS_START : process
53
     file logFile : text is out "bus_log.txt"; -- set output file name
54
     variable L: line;
55
     variable A_temp, B_temp, i : integer;
56
57
     write(L, string'("A B Result")); -- include heading in file
58
     writeline(logFile,L);
59
     A_{temp} := 0; -- start A at 0
     B_temp := 255; -- start B at 255
60
61
     i := 1;
62
    for i in 1 to 256 loop
     A_in_TB <= STD_LOGIC_VECTOR(to_unsigned(A_temp,8));
63
64
     B_in_TB <= STD_LOGIC_VECTOR(to_unsigned(B_temp,8));</pre>
65
     START_TB <= '0';
     wait for 100 ns;
66
67
     START_TB <= '1'; -- request the multiplier to start
68
     wait for 100 ns;
69
     START_TB <= '0';
     wait until STOP_TB = '1'; -- wait for the multiplier to finish
70
     hwrite(L, A_in_TB); -- insert hex value of A in file write(L, string'(" ")); hwrite(L, B_in_TB); -- insert hex value of B in file write(L, string'(" "));
71
72
73
74
     hwrite(L, RC_TB); -- insert hex value of result in file
75
     writeline(logFile,L);
76
     A_temp := A_temp + 1; -- increment value of A (Multiplicand)
B_temp := B_temp - 1; -- decrement value of B (Multiplier)
77
78
79
     end loop;
80
     wait;
81
     -end process STIMULUS_START;
82
     end BEHAVIORAL;
83
```

This is the testbench code that tests the add shift multiplier in modelsim in a work library. After simulation has been done the output regster that stores product and the inputs multiplier and multiplicand will be saved in a text file called "bus log.txt".

Simulation:



This is the modelsim simulation of our circuit design. Here we have ran our simulation for 8000ns for a more zoomed in view to see how the multiplier value and multiplicand values changes. As we roll fro left to right, we can see that when multiplier bit is 1, the multiplicand value get added to the product register value. In the meantime multiplicand register shift 1 bit to the left while the multiplier register shifts 1 bit to the right and this process starts over and over again until the multiplier value is all 0 at each bit (in this case 00000000).



This simulation demonstartes the full process of 8 bit shift add multiplier which starts with the muliplier being set to 1111111 and multiplicand being set to 00000000. We run this simulation for 133000 ns and as we can see once it ends, all the multiplier values shift to the right making it 00000000 and all the multiplicand values shift to the left making it 11111111. This whole process lasts for 256 cycles since we are working with a 8 bit add shift multiplier.

Conclusion:

We have reached the end of this laboratory experiment. Throughout this experiment, we were able to correctly understand and explain what a add shift multiplier is and define the functionality of add shift multiplier as well as understanding how they store data or operate on data. Then we have started building our circuit that consists of connecting different components together. As shown above, we were able successfully create a controller, a DFF, a multiplier and a multiplicand a full adder and a ripple carry adder component and we have connected all of this together to build our add shift multiplier circuit. We were also able to successfully replicate a testbench code for simulation verfication on modelsim. We have ran two different modelsim simulations to show the fucntionality and process by rolling through our simulation and explaining how the values changes and get stored in the output as demonstarted above. Overall, this lab has been very informative on learning about the design implemenation of a 8 bit add shift multiplier which will allow us to build even more enhanced multiplier in future as well as expanding our knowledge on the realm of data storage and data process in hadware memory.