

The City College of New York
Computer Organization Lab
CSC 34300
(Spring 2024)

LAB 1
2 to 1 Multiplexer

Mahir Asef

Instructor: Albi Arapi

Date: 02.21.2024

Table of Contents

Objective -----Page 3

Functionality and Specifications-----Page 3

Simulations-----Page 8

Conclusion-----Page 9


Objective:

The purpose of this lab is to design a 2:1 multiplexer in Quartus Digital Circuit and test our design by simulation of waveform in Modelsim. By the end of this lab, we should be able to design schematic of a 2:1 multiplexer using appropriate gates and from our design we will be able to formulate the input-output truth table for the 2:1 multiplexer as well as create Boolean function of the design. This lab will also require us to use our truth table and Boolean function to manually create a 2:1 multiplexer in VHDL hardware programming language. Towards the end of the lab, we should be able to use our design to create a simple symbol diagram in Quartus. In the final part of the assignment, we will learn how to create testbenches for our gate design, the gate design VHDL code and the truth table VHDL code in order to simulate them in Modelsim to verify all our programs and design which will conclude our experiment.

Functionality and Specifications:

Part 1:

Gate/Schematic Design:



Part 2:

S = Control Input

I0 = Dependent input for S = 0

I1 = Dependent input for S = 1

F = output for 2:1 Multiplexer

Truth Table:


S	I0	I1	F
0	0	X	0
0	0	X	1
1	X	0	0
1	X	1	1

Boolean Function:

$$F = (S' \cdot I_0) + (S \cdot I_1)$$


Part 3:

VHDL Code for Truth Table:




Part 4:

Symbol Block Design:




Part 5:



Comparing the VHDL generated code to our user created truth table code, we can see that they follow the same VHDL model which is dataflow model however the convention varies at different places of the program. The entity declaration and the port declaration within remains the same. However, the generated code doesn't declare the output signal in the architecture which we have done for the truth table code. The generated code also calls our signals SYTHASIZED_WIRES and when the process begins instead of using conditional (if-else) logic that we have used to create our own code, the generated code seems to make direct comparison between signals which also takes more steps (at least 4 steps as shown above). In our code with conditional statement, we can optimize our code to handle two operations at once (For S =0 and For S = 1).

Part 6:

Block/Schematic Testbench:



```

1  LIBRARY ieee;
2  USE ieee.std_logic_1164.all;
3
4  ENTITY Mux_2x1_block_TB IS
5  END Mux_2x1_block_TB;
6
7  ARCHITECTURE Mux_2x1_block_TBArch OF Mux_2x1_block_TB IS
8  COMPONENT Mux_2x1_block
9  PORT
10     aselect, aselect_in1, aselect_in2 : IN STD_LOGIC;
11     aselect_out : OUT STD_LOGIC );
12  END COMPONENT;
13  signal aselect_tb, aselect_in1, aselect_in2, aselect_out : std_logic;
14  BEGIN
15     DUT: Mux_2x1_block
16     PORT MAP (
17         aselect => aselect_tb, aselect_in1 => aselect_in1, aselect_in2 => aselect_in2, aselect_out => aselect_out );
18     stimulus_process: PROCESS
19     BEGIN
20         aselect_tb <= '0';
21         aselect_in1 <= '0';
22         aselect_in2 <= '0';
23         WAIT FOR 10 ns;
24         assert aselect_out = '0' report "The output is incorrect" severity failure;
25
26         aselect_tb <= '0';
27         aselect_in1 <= '0';
28         aselect_in2 <= '1';
29         WAIT FOR 10 ns;
30         assert aselect_out = '0' report "The output is incorrect" severity failure;
31
32         aselect_tb <= '0';
33         aselect_in1 <= '1';
34         aselect_in2 <= '0';
35         WAIT FOR 10 ns;
36         assert aselect_out = '1' report "The output is incorrect" severity failure;
37
38         aselect_tb <= '0';
39         aselect_in1 <= '1';
40         aselect_in2 <= '1';
41         WAIT FOR 10 ns;
42         assert aselect_out = '1' report "The output is incorrect" severity failure;
43
44         aselect_tb <= '1';
45         aselect_in1 <= '0';
46         aselect_in2 <= '0';
47         WAIT FOR 10 ns;
48         assert aselect_out = '0' report "The output is incorrect" severity failure;
49
50         aselect_tb <= '1';
51         aselect_in1 <= '0';
52         aselect_in2 <= '1';
53         WAIT FOR 10 ns;
54         assert aselect_out = '1' report "The output is incorrect" severity failure;
55
56         aselect_tb <= '1';
57         aselect_in1 <= '1';
58         aselect_in2 <= '0';
59         WAIT FOR 10 ns;
60         assert aselect_out = '0' report "The output is incorrect" severity failure;
61
62         aselect_tb <= '1';
63         aselect_in1 <= '1';
64         aselect_in2 <= '1';
65         WAIT FOR 10 ns;
66         assert aselect_out = '1' report "The output is incorrect" severity failure;
67     END PROCESS;
68 END Mux_2x1_block_TBArch;
69

```

Truth Table VHDL Code Testbench:


```

1  library ieee;
2  use ieee.std_logic_1164.all;
3
4  entity Mux_2x1_TB is
5  end Mux_2x1_TB;
6
7  architecture Mux_2x1_TBArchitecture of Mux_2x1_TB is
8  component Mux_2x1
9  port (
10     aseb_s, aseb_in1, aseb_in2: in std_logic;
11     aseb_out: out std_logic );
12  end component;
13  signal aseb_s_tb, aseb_in1_tb, aseb_in2_tb, aseb_out_tb : std_logic;
14  begin
15      DUT: Mux_2x1
16      port map (
17          aseb_s => aseb_s_tb, aseb_in1 => aseb_in1_tb, aseb_in2 => aseb_in2_tb, aseb_out => aseb_out_tb );
18
19      stimulus_process: process
20      begin
21          aseb_s_tb <= '0';
22          aseb_in1_tb <= '0';
23          aseb_in2_tb <= '0';
24          wait for 10 ns;
25          assert aseb_out_tb = '0' report "The output is incorrect" severity failure;
26
27          aseb_s_tb <= '0';
28          aseb_in1_tb <= '0';
29          aseb_in2_tb <= '1';
30          wait for 10 ns;
31          assert aseb_out_tb = '0' report "The output is incorrect" severity failure;
32
33          aseb_s_tb <= '0';
34          aseb_in1_tb <= '1';
35          aseb_in2_tb <= '0';
36          wait for 10 ns;
37          assert aseb_out_tb = '1' report "The output is incorrect" severity failure;
38
39          aseb_s_tb <= '0';
40          aseb_in1_tb <= '1';
41          aseb_in2_tb <= '1';
42          wait for 10 ns;
43          assert aseb_out_tb = '1' report "The output is incorrect" severity failure;
44
45          aseb_s_tb <= '1';
46          aseb_in1_tb <= '0';
47          aseb_in2_tb <= '0';
48          wait for 10 ns;
49          assert aseb_out_tb = '0' report "The output is incorrect" severity failure;
50
51          aseb_s_tb <= '1';
52          aseb_in1_tb <= '0';
53          aseb_in2_tb <= '1';
54          wait for 10 ns;
55          assert aseb_out_tb = '1' report "The output is incorrect" severity failure;
56
57          aseb_s_tb <= '1';
58          aseb_in1_tb <= '1';
59          aseb_in2_tb <= '0';
60          wait for 10 ns;
61          assert aseb_out_tb = '0' report "The output is incorrect" severity failure;
62
63          aseb_s_tb <= '1';
64          aseb_in1_tb <= '1';
65          aseb_in2_tb <= '1';
66          wait for 10 ns;
67          assert aseb_out_tb = '1' report "The output is incorrect" severity failure;
68
69      end process;
70  end Mux_2x1_TBArchitecture ;
71
72


```


Simulations:

Schematic Design ModelSim Waveform:



Truth Table VHDL Code ModelSim Waveform:



Conclusion:

We have reached the end of our 2:1 multiplexer experiment. By now, we have done all the experiments necessary. First, we started by creating a block diagram for 2:1 multiplexer in Quartus using a NOT gate, two AND gates and one OR gate. We have attached 3 inputs and 1 output to it as well. Following the diagram, then we created our truth table for MUX as well as the Boolean expression of the truth table which was shown in part 2 above. Then we moved back to Quartus to build the MUX from the truth table using VHDL code. We followed the behavioral model of VHDL to create our MUX design program. Next up, we have generated a VHDL program file from our block diagram that we created in part 1 and compared that VHDL model with our own and identified all the similarities and differences as explained above. Following our block diagram we then created a symbol diagram and defined our inputs and outputs there as well. Once we have designed all our models, we started writing testbench in VHDL code for both our truth table model as well as our gate/schematic model. Finally, we have used ModelSim to create a work library that we compiled with our truth table VHDL, and block generated VHDL as well as their corresponding testbench VHDL. Our final step was to simulate the MUX that we have designed using gate and programmed using code to verify the functionality of our design. As we ran the simulation, we were able to prove that our designed 2:1 multiplexer indeed works as intended as shown above. Overall, this lab was a great success in learning 2:1 MUX as well as getting familiarized with how Quartus builds model that we eventually simulate and run design verification with using ModelSim.