# NANO-PROCESSOR\_LAB-REPORT

# <u>INDEX NO :- 180048D</u> <u>PARTNER INDEX NO :- 180711F</u>

## HA

## **Tables**

A	В	С	S
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

#### **Code**

```
entity HA is


Port (A: in STD_LOGIC;
B: in STD_LOGIC;
C: out STD_LOGIC;
S: out STD_LOGIC);
end HA;

architecture Behavioral of HA is


begin
S <= A XOR B;
C <= A AND B;

end Behavioral;
```

#### **RTL**



## **Synthesized Design**



## **Simulation Code**

entity HA\_TB is
-- Port();
end HA\_TB;


architecture Behavioral of HA\_TB is

COMPONENT HA

```
Port (A: in STD LOGIC;
      B: in STD LOGIC;
      C: out STD LOGIC;
      S : out STD LOGIC);
END COMPONENT;
SIGNAL A1,B1,C1,S1:STD_LOGIC;
begin
UUT: HA PORT MAP (
  A => A1,
  B \Rightarrow B1,
  S \Rightarrow S1,
  C => C1);
SIM: PROCESS
BEGIN
  A1 <='0';
  B1 <='0';
  WAIT FOR 100 NS;
  A1 \le 0';
  B1 <='1';
  WAIT FOR 100 NS;
  A1 <='1';
  B1 <='0';
  WAIT FOR 100 NS;
  A1 <='1';
  B1 <='1';
  WAIT;
END PROCESS;
```

end Behavioral;

**Behavioral Simulation** 



# <u>FA</u>

## **Tables**

A	В	Cin	S	Cout
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

```
S= (A xor B) xor C_in
C= (A and B) or ((A xor B) and C_in)
```

```
entity FA is

Port (A: in STD_LOGIC;

B: in STD_LOGIC;


C_in: in STD_LOGIC;

S: out STD_LOGIC;


C_out: out STD_LOGIC);
end FA;
```

```
architecture Behavioral of FA is
component HA
   Port (A: in STD LOGIC;
       B: in STD_LOGIC;
       C: out STD LOGIC;
       S : out STD_LOGIC);
end component;
signal ha0 s, ha0 c, hal c :std logic;
begin
HA0: HA PORT MAP (
  A => A,
  B \Rightarrow B,
  C \Rightarrow ha0 c
  S => ha0_s);
HA1: HA PORT MAP (
  A => ha0 s,
  B \Rightarrow C \text{ in },
  C \Rightarrow hal c,
  S \Rightarrow S;
 c out <= ha0 c or hal c;
end Behavioral;
```

#### **RTL**



## **Synthesized Design**




## **3-BIT ADDER**

```
entity bit 3 adder is
  Port (A: in STD_LOGIC_VECTOR (2 downto 0);
      S: out STD LOGIC VECTOR (2 downto 0)
      );
end bit 3 adder;
architecture Behavioral of bit 3 adder is
component FA
  port (
    A: in std logic;
    B: in std logic;
    C in: in std logic;
     S: out std logic;
     C out: out std logic);
end component;SIGNAL
FA0 S, FA0 C, FA1 S, FA1 C, FA2 S, FA2 C, FA3 S, FA3 C, C out1
: std logic;
begin
FA 0: FA
  port map (
    A => A(0),
    B = > '1',
    C in => '0',
    S => S(0),
    C Out \Rightarrow FA0 C;
FA 1: FA
```


```
\begin{array}{c} \text{port map (} \\ A => A(1), \\ B => '0', \\ C\_\text{in } => FA0\_C, \\ S => S(1), \\ C\_\text{Out } => FA1\_C); \\ FA\_2 : FA \\ \text{port map (} \\ A => A(2), \\ B => '0', \\ C\_\text{in } => FA1\_C, \\ S => S(2), \\ C\_\text{Out } => C\_\text{out 1)}; \end{array}
```

end Behavioral;

## **RTL**



## **Synthesized Design**



#### **Simulation Code**

```
entity bit 3 adder sim is
end bit 3 adder sim;
architecture Behavioral of bit 3 adder sim is
component bit 3 adder
  Port (A: in STD LOGIC VECTOR (2 downto 0);
      S: out STD_LOGIC_VECTOR (2 downto 0));
end component;
signal A: std logic vector (2 downto 0) := (others => '0');
signal S: std logic vector (2 downto 0);
begin
uut: bit 3 adder port map
(A => A,
S \Rightarrow S);
stiM PROC: PROCESS
BEGIN
A<= "000";
wait for 100 ns;
A<= "001";
wait for 100 ns;
A<= "010";
```

```
wait for 100 ns;

A<= "011";

wait for 100 ns;

A<= "100";

wait for 100 ns;

A<= "101";

wait for 100 ns;


A<= "110";

wait for 100 ns;

A<= "111";

wait;
```

#### **Behavioral Simulation**



# **Slow Clock**


```
entity Slow_Clock is
Port ( Clk_in : in STD_LOGIC;
Clk_out : out STD_LOGIC);
end Slow_Clock;
architecture Behavioral of Slow_Clock is
```

```
signal count : integer := 1;
signal clk_status : std_logic :='0';


begin
   process (Clk_in) begin
   if (rising_edge(Clk_in)) then
      count <= count +1;
   if (count = 50000000) then
      clk_status <= not clk_status;
      Clk_out <= clk_status;
      count <= 1;
   end if;
   end if;
   end process;

end Behavioral;</pre>
```

## **RTL**



## **Synthesized Design**



# 2 to 1 multiplexer


#### **Tables**

S	D
0	D(0)
1	D(1)


### **Code**

```
entity mux2to1 is
   Port ( jumpsignal : in STD_LOGIC;
        bitt : in STD_LOGIC_VECTOR (1 downto 0);
        Outbit : out STD_LOGIC);
end mux2to1;
architecture Behavioral of mux2to1 is
begin
outbit <= (bitt(0)and (not jumpsignal)) or (bitt(1) and jumpsignal);
end Behavioral;</pre>
```

#### **RTL**



#### **Synthesized Design**




## **2 WAY 3 BIT MUX**


```
entity way2bit3mux is
Port (jumpflag : in STD_LOGIC;
addresstojump : in STD_LOGIC_VECTOR (2 downto 0);
default1 : in STD_LOGIC_VECTOR (2 downto 0);
```

```
out1 : out STD LOGIC VECTOR (2 downto 0));
end way2bit3mux;
architecture Behavioral of way2bit3mux is
component mux2to1
  Port (jumpsignal: in STD LOGIC;
      bitt: in STD LOGIC VECTOR (1 downto 0);
      Outbit : out STD LOGIC);
end component;
signal ha0 s, ha0 c, hal c :std logic;
begin
MUX0: mux2to1 PORT MAP (
  jumpsignal => jumpflag,
  bitt(0) \Rightarrow default1(0),
  bitt(1) \Rightarrow addresstojump(0),
  outbit \Rightarrow out1(0));
MUX1: mux2to1 PORT MAP (
     jumpsignal => jumpflag,
    bitt(0) \Rightarrow default1(1),
     bitt(1) \Rightarrow addresstojump(1),
     outbit \Rightarrow out1(1));
MUX2: mux2to1 PORT MAP (
       jumpsignal => jumpflag,
       bitt(0) \Rightarrow default1(2),
       bitt(1) \Rightarrow addresstojump(2),
       outbit => out1(2);
end Behavioral;
```

## **RTL**



### **Synthesized Design**




#### **Simulation\_Code**

entity TB\_3bitmux is
-- Port ( );
end TB 3bitmux;

architecture Behavioral of TB\_3bitmux is component way2bit3mux

```
Port (jumpflag: in STD LOGIC;
       addresstojump: in STD LOGIC VECTOR (2 downto 0);
       default1: in STD LOGIC VECTOR (2 downto 0);
       out1 : out STD LOGIC VECTOR (2 downto 0));
end component;
signal addresstojump : std logic vector (2 downto 0) := (others => '0');
signal default1 : std logic vector (2 downto 0);
signal out1: std logic vector (2 downto 0);
signal jumpflag: std logic;
begin
uut: way2bit3mux port map
(jumpflag => jumpflag,
 addresstojump => addresstojump,
 default1 =>default1,
 out1 => out1);
stiM PROC: PROCESS
BEGIN
jumpflag<='0';
addresstojump<="010";
default1<="101";
wait for 100 ns;
jumpflag<='1';
addresstojump<="010";
default1<="101";
wait for 100 ns;
jumpflag<='0';
addresstojump<="000";
default1<="111";
wait for 100 ns;
jumpflag<='1';
addresstojump<="000";
default1<="111";
wait;
end process;
end;
```

#### **Behavioral Simulation**




# D FF


```
entity D_FF is
  Port (D: in STD LOGIC;
      Res: in STD LOGIC;
      Clk: in STD LOGIC;
      Q: out STD LOGIC;
      Qbar : out STD LOGIC);
end D FF;
architecture Behavioral of D_FF is
begin
process (Clk)
  begin
    if (rising_edge (Clk)) then
       if Res ='1' then
         Q \le '0';
         Qbar <= '1';
       else
         Q \leq D;
         Qbar \le not D;
       end if;
    end if;
end process;
```

end Behavioral;

#### **RTL**



#### **Synthesized Design**




#### **Simulation Code**

```
entity D FF Sim is
-- Port ();
end D FF Sim;
architecture Behavioral of D FF Sim is
component D FF
Port (D: in STD LOGIC;
      Res: in STD LOGIC;
      Clk: in STD LOGIC;
      Q: out STD LOGIC;
      Qbar: out STD LOGIC);
end component;
signal D : std logic := '0';
signal Clk : std logic := '0';
signal Res : std logic := '1';
signal Q,Qbar: std logic;
constant clk period: time := 10 ns;
begin
uut: D_FF port map(
  D \Rightarrow D.
  Res \Rightarrow Res,
  Clk => Clk,
  Q => Q,
  Qbar => Qbar);
clk process :process
begin
Clk <='0';
wait for clk period/2;
Clk <='1';
wait for clk_period/2;
end process;
stim proc: process
 begin
  Res <='1';
  wait for 50 ns;
  Res <='0';
  D \le 1';
  wait for 50 ns;
  Res <='0';
  D <='0';
  wait for 50 ns;
  Res <='0';
  D <='1';
```

```
wait for 50 ns;
Res <='1';
D <='1';
wait;
end process;
end Behavioral;
```

## **Behavioral Simulation**




# **Program Counter**

```
entity PROGRAM_COUNTER is
Port ( TOIN : in STD_LOGIC_VECTOR (2 downto 0);
TOOUT : out STD_LOGIC_VECTOR (2 downto 0);
CLK : in STD_LOGIC;
RES : in STD_LOGIC);
end PROGRAM_COUNTER;
architecture Behavioral of PROGRAM_COUNTER is
```


```
Port ( D: in STD LOGIC;
      Res: in STD LOGIC;
      Clk: in STD LOGIC;
      Q : out STD LOGIC;
      Qbar : out STD_LOGIC);
end component;
signal ha0 s:std logic;
begin
DFF0: D FF PORT MAP (
     D \stackrel{-}{\Rightarrow} toin(0),
     Res => res,
     Clk => clk,
     Q => toout(0),
     Qbar = > ha0 s);
DFF1: D_FF PORT MAP (
     D \stackrel{-}{\Rightarrow} toin(1),
     Res => res,
     Clk => clk,
      Q => toout(1),
     Qbar = > ha0 s);
DFF2: D FF PORT MAP (
     D \Rightarrow toin(2),
     Res => res,
     Clk => clk,
     Q => toout(2),
     Qbar = > ha0 s);
```

end Behavioral;

### **RTL**



#### **Synthesized Design**




#### **Simulation\_Code**

entity PC\_SIM is
-- Port ( );
end PC\_SIM ;

architecture Behavioral of PC\_SIM is

```
component PROGRAM COUNTER
Port (TOIN: in STD LOGIC VECTOR (2 downto 0);
      TOOUT: out STD LOGIC VECTOR (2 downto 0);
      CLK: in STD LOGIC;
      RES: in STD LOGIC);
end component;
signal TOIN: STD LOGIC VECTOR (2 downto 0);
signal TOOUT: STD_LOGIC_VECTOR (2 downto 0);
signal CLK: STD LOGIC;
signal RES:STD LOGIC;
constant clk period : time := 10 ns;
begin
uut: PROGRAM COUNTER port map(
 TOOUT => TOOUT,
 TOIN => TOIN,
 CLK = > CLK,
 RES=>RES);
clk process :process
begin
Clk <='0';
wait for clk period/2;
Clk <='1';
wait for clk period/2;
end process;
stim proc: process
 begin
  Res <='1';
  TOIN <="111";
  wait for 50 ns;
  Res <='1';
  TOIN <="000";
  wait for 50 ns;
  Res <='0';
  TOIN <="111";
  wait for 50 ns;
  Res <='0';
  TOIN \le "000";
  wait;
 end process;
end Behavioral;
```

#### **Behavioral Simulation**




## **8 to 1 MUX**

```
entity MUX8TO1 is
  Port (INTO: in STD LOGIC VECTOR (7 downto 0);
      SEL: in STD LOGIC VECTOR (2 downto 0);
      OUTTO: out STD LOGIC);
end MUX8TO1;
architecture Behavioral of MUX8TO1 is
signal ou,sel0,sel0b,sel1,sel1b,sel2,sel2b,inter0,inter1,inter2,inter3,inter4,inter5,inter6,inter7
:std logic;
begin
SEL0 \le sel(0);
sel0b \le not sel(0);
sel1 \le sel(1);
sel1b \le not sel(1);
sel2 \le sel(2);
sel2b \le not sel(2);
inter0<=into(0) and sel1b and sel2b and sel0b;
inter1<=into(1) and sel0 and sel1b and sel2b;
inter2<=into(2) and sel2b and sel1 and sel0b;
inter3<=into(3) and sel2b and sel1 and sel0;
```


```
inter4<=into(4) and sel2 and sel1b and sel0b;
inter5<=into(5) and sel2 and sel1b and sel0;
inter6<=into(6) and sel2 and sel1 and sel0b;
inter7<=into(7) and sel2 and sel1 and sel0;
```

ou<=inter0 or inter1 or inter2 or inter3 or inter4 or inter5 or inter6 or inter7; outto<=ou; end Behavioral;

#### **RTL**




## **Synthesized Design**




# **8 WAY 4 BIT MUX**

```
entity way8bit4mux is
  Port (regsel: in STD LOGIC VECTOR (2 downto 0);
     reg0 : in STD_LOGIC_VECTOR (3 downto 0);
      reg1: in STD LOGIC VECTOR (3 downto 0);
     reg2 : in STD_LOGIC_VECTOR (3 downto 0);
     reg3: in STD LOGIC VECTOR (3 downto 0);
      reg4: in STD LOGIC VECTOR (3 downto 0);
     reg5 : in STD_LOGIC_VECTOR (3 downto 0);
      reg6: in STD LOGIC VECTOR (3 downto 0);
     reg7: in STD LOGIC VECTOR (3 downto 0);
      out1 : out STD_LOGIC_VECTOR (3 downto 0));
end way8bit4mux;
architecture Behavioral of way8bit4mux is
component mux8to1
  Port (INTO: in STD LOGIC VECTOR (7 downto 0);
      SEL: in STD LOGIC VECTOR (2 downto 0);
      OUTTO: out STD LOGIC);
end component;
signal ha0 s, ha0 c, hal c :std logic;
begin
MUX0: mux8to1 PORT MAP (
  sel => regsel,
```

```
into(0) = reg0(0),
  into(1) = > reg1(0),
  into(2) = reg2(0),
  into(3) = reg3(0),
  into(4) = reg4(0),
  into(5) = > reg 5(0),
  into(6) = > reg6(0),
  into(7) = reg7(0),
  outto=>out1(0));
MUX1: mux8to1 PORT MAP (
  sel => regsel,
  into(0) = reg 0(1),
  into(1) = > reg1(1),
  into(2) = reg2(1),
  into(3) = reg3(1),
  into(4) = reg4(1),
  into(5) = reg 5(1),
  into(6) = > reg6(1),
  into(7) = reg7(1),
  outto = > out1(1));
MUX2: mux8to1 PORT MAP (
  sel => regsel,
  into(0) = reg 0(2),
  into(1) = > reg1(2),
  into(2) = reg2(2),
  into(3) = reg3(2),
  into(4) = reg4(2),
  into(5) = reg 5(2),
  into(6) = > reg6(2),
  into(7) = reg7(2),
  outto = > out1(2);
MUX3: mux8to1 PORT MAP (
  sel => regsel,
  into(0) = reg 0(3),
  into(1) = > reg1(3),
  into(2) = reg2(3),
  into(3) = reg3(3),
  into(4) = > reg4(3),
  into(5) = reg 5(3),
  into(6) = > reg6(3),
  into(7) = reg7(3),
  outto = > out1(3);
end Behavioral;
```



## **Synthesized Design**



## **Simulation\_Code**


```
entity sim_4_bit_mux is
-- Port();
end sim_4_bit_mux;
```

architecture Behavioral of sim\_4\_bit\_mux is

```
component way8bit4mux
 Port ( regsel: in STD LOGIC VECTOR (2 downto 0);
      reg0: in STD LOGIC VECTOR (3 downto 0);
      reg1: in STD LOGIC VECTOR (3 downto 0);
      reg2: in STD LOGIC VECTOR (3 downto 0);
      reg3: in STD LOGIC VECTOR (3 downto 0);
      reg4 : in STD_LOGIC_VECTOR (3 downto 0);
      reg5: in STD LOGIC VECTOR (3 downto 0);
      reg6: in STD LOGIC VECTOR (3 downto 0);
      reg7: in STD LOGIC VECTOR (3 downto 0);
      out1 : out STD LOGIC VECTOR (3 downto 0));
end component;
      signal regsel: STD LOGIC VECTOR (2 downto 0);
      signal reg0: STD LOGIC VECTOR (3 downto 0);
      signal reg1 : STD_LOGIC_VECTOR (3 downto 0);
      signal reg2: STD LOGIC VECTOR (3 downto 0);
      signal reg3: STD LOGIC VECTOR (3 downto 0);
      signal reg4: STD_LOGIC_VECTOR (3 downto 0);
      signal reg5: STD LOGIC VECTOR (3 downto 0);
      signal reg6: STD LOGIC VECTOR (3 downto 0);
      signal reg7: STD LOGIC_VECTOR (3 downto 0);
      signal out1: STD LOGIC VECTOR (3 downto 0);
begin
uut : way8bit4mux port map(
      regsel =>regsel,
      reg0 = reg0,
      reg1 = reg1,
      reg2 = > reg2,
      reg3 = reg3,
      reg4 = > reg4,
      reg5 = > reg5,
      reg6 = > reg6,
      reg7 = reg7,
      out1 => out1);
stiM PROC: PROCESS
BEGIN
reg0 \le "0000";
reg1 \le "0000";
reg2 \le "0000";
reg3 \le "0000";
reg4 \le "0000";
reg5 \le "0000";
```

```
reg6 <= "0000";
reg7 \le "0000";
regsel <= "000";
reg0 <= "0111";
wait for 100 ns;
regsel <= "001";
reg1 \le "0100";
wait for 100 ns;
regsel <= "010";
reg2 <= "0111";
wait for 100 ns;
regsel <= "011";
reg3 <= "0100";
wait for 100 ns;
regsel <= "100";
reg4 <= "1010";
wait for 100 ns;
regsel <= "101";
reg5 <= "1111";
wait for 100 ns;
regsel <= "110";
reg6 <= "0100";
wait for 100 ns;
regsel <= "111";
reg7 <= "1110";
wait;
end process;
end;
```

## **Behavioral Simulation**



## **Program ROM**

```
entity program rom is
  Port (regsel: in STD LOGIC VECTOR (2 downto 0);
      out1 : out STD_LOGIC_VECTOR (11 downto 0));
end program rom;
architecture Behavioral of program rom is
component mux8to1
  Port (INTO: in STD LOGIC VECTOR (7 downto 0);
      SEL: in STD LOGIC VECTOR (2 downto 0);
      OUTTO: out STD LOGIC);
end component;
type rom type is array (0 to 7) of std logic vector (11 downto 0);
signal ROM : rom type :=(
         "111111111111",---gfedcba---0
         "11111111111",---1
         "111111111111",---2
         "111111111111",---3
        "111111111111",--4
         "11111111111",---5
         "111111111111",---6
         "111111111111"---7
```

```
);
```


#### begin

```
MUX0: mux8to1 PORT MAP (
  sel => regsel,
  into(0) = > rom(0)(0),
  into(1) = > rom(1)(0),
  into(2) = rom(2)(0),
  into(3) = rom(3)(0),
  into(4) = rom(4)(0),
  into(5) = rom(5)(0),
  into(6) = rom(6)(0),
  into(7) => rom(7)(0),
  outto = > out1(0);
MUX1: mux8to1 PORT MAP (
  sel => regsel,
  into(0) = rom(0)(1),
  into(1) = rom(1)(1),
  into(2) = rom(2)(1),
  into(3) = rom(3)(1),
  into(4) = > rom(4)(1),
  into(5) = rom(5)(1),
  into(6) = > rom(6)(1),
  into(7) = rom(7)(1),
  outto = > out1(1));
MUX2: mux8to1 PORT MAP (
  sel => regsel,
  into(0) = rom(0)(2),
  into(1) = > rom(1)(2),
  into(2) => rom(2)(2),
  into(3) = rom(3)(2),
  into(4) = rom(4)(2),
  into(5) = rom(5)(2),
  into(6) = rom(6)(2),
  into(7) => rom(7)(2),
  outto = > out1(2);
MUX3: mux8to1 PORT MAP (
    sel => regsel,
    into(0) = > rom(0)(3),
    into(1) = rom(1)(3),
    into(2) = > rom(2)(3),
    into(3) => rom(3)(3),
    into(4) = rom(4)(3),
    into(5) = rom(5)(3),
    into(6) = > rom(6)(3),
    into(7) = rom(7)(3),
    outto = > out1(3);
```


```
MUX4: mux8to1 PORT MAP (
    sel => regsel,
     into(0) = > rom(0)(4),
     into(1) = > rom(1)(4),
     into(2) => rom(2)(4),
     into(3) = > rom(3)(4),
     into(4) => rom(4)(4),
     into(5) = > rom(5)(4),
     into(6) = > rom(6)(4),
    into(7) = rom(7)(4),
    outto=>out1(4));
MUX5: mux8to1 PORT MAP (
    sel => regsel,
     into(0) = > rom(0)(5),
     into(1) = > rom(1)(5),
     into(2) => rom(2)(5),
    into(3) => rom(3)(5),
     into(4) => rom(4)(5),
     into(5) = rom(5)(5),
     into(6) = > rom(6)(5),
     into(7) = rom(7)(5),
    outto=>out1(5));
MUX6: mux8to1 PORT MAP (
    sel => regsel,
    into(0) = > rom(0)(6),
     into(1) = > rom(1)(6),
     into(2) = > rom(2)(6),
     into(3) = > rom(3)(6),
     into(4) = > rom(4)(6),
     into(5) = rom(5)(6),
     into(6) = > rom(6)(6),
     into(7) = rom(7)(6),
    outto = > out1(6);
MUX7: mux8to1 PORT MAP (
    sel => regsel,
    into(0) = rom(0)(7),
    into(1) = > rom(1)(7),
     into(2) = > rom(2)(7),
     into(3) => rom(3)(7),
     into(4) = > rom(4)(7),
     into(5) = > rom(5)(7),
     into(6) = > rom(6)(7),
     into(7) = > rom(7)(7),
     outto=>out1(7));
MUX8: mux8to1 PORT MAP (
       sel => regsel,
       into(0) = rom(0)(8),
       into(1) = > rom(1)(8),
       into(2) = > rom(2)(8),
```

```
into(3) = rom(3)(8),
       into(4) = > rom(4)(8),
       into(5) = > rom(5)(8),
       into(6) = > rom(6)(8),
       into(7) = rom(7)(8),
       outto = > out1(8);
MUX9: mux8to1 PORT MAP (
       sel => regsel,
       into(0) = > rom(0)(9),
       into(1) = > rom(1)(9),
       into(2) = rom(2)(9),
       into(3) = rom(3)(9),
       into(4) = > rom(4)(9),
       into(5) => rom(5)(9),
       into(6) = > rom(6)(9),
       into(7) => rom(7)(9),
       outto = > out1(9);
MUX10: mux8to1 PORT MAP (
       sel => regsel,
       into(0) = rom(0)(10),
       into(1) = rom(1)(10),
       into(2) => rom(2)(10),
       into(3) = rom(3)(10),
       into(4) = rom(4)(10),
       into(5) = rom(5)(10),
       into(6) = > rom(6)(10),
       into(7) = rom(7)(10),
       outto=>out1(10));
MUX11: mux8to1 PORT MAP (
       sel => regsel,
       into(0) => rom(0)(11),
       into(1) => rom(1)(11),
       into(2) = rom(2)(11),
       into(3) = rom(3)(11),
       into(4) => rom(4)(11),
       into(5) = rom(5)(11),
       into(6) = rom(6)(11),
       into(7) => rom(7)(11),
       outto = > out1(11);
end Behavioral;
```

#### **RTL**



**Synthesized Design** 



#### **Simulation Code**

```
entity TB_Programrom is
-- Port ();
end TB_Programrom;


architecture Behavioral of TB_Programrom is
component program_rom
Port ( regsel : in STD_LOGIC_VECTOR (2 downto 0);
    out1 : out STD_LOGIC_VECTOR (11 downto 0));

end component;

signal regsel : STD_LOGIC_VECTOR (2 downto 0);
    signal out1 : STD_LOGIC_VECTOR (11 downto 0);
```

## **Behavioral Simulation**

end;



# 4-Bit Add/Sub Unit

```
entity fourbitaddsubunit is

Port (A: in STD_LOGIC_VECTOR (3 downto 0);

B: in STD_LOGIC_VECTOR (3 downto 0);

Cal_Control: in STD_LOGIC;

Overflow: out STD_LOGIC;

Zero: out STD_LOGIC;

S: out STD_LOGIC_VECTOR (3 downto 0));
end fourbitaddsubunit;

architecture Behavioral of fourbitaddsubunit is

component FA


port (
```

```
A: in std logic;
     B: in std logic;
     C in: in std logic;
     S: out std logic;
     C out: out std logic);
end component;
SIGNAL B in, S out: std logic vector(3 downto 0);
SIGNAL FA0 C, FA1 C, FA2 C, FA3 C: std logic;
begin
B in(0) \le B(0) XOR Cal Control;
B in(1) \leq= B(1) XOR Cal Control;
B in(2) \le B(2) XOR Cal Control;
B in(3) \le B(3) XOR Cal Control;
FA 0: FA
port map (
  A => A(0),
  B => B in(0),
  C in => Cal Control,
  S \Rightarrow S \text{ out}(0),
  C Out \Rightarrow FA0 C);
FA 1: FA
port map (
  A => A(1),
  B => B in(1),
  C in => FA0 C,
  S \Rightarrow S \text{ out}(1),
  C Out \Rightarrow FA1 C);
FA 2: FA
port map (
  A => A(2),
  B => B in(2),
  C in => FA1 C,
  S \Rightarrow S \text{ out}(2),
  C Out \Rightarrow FA2 C);
FA 3: FA
port map (
  A => A(3),
  B => B_{in}(3),
  C in => FA2 C,
  S \Rightarrow S \text{ out}(3),
  C Out \Rightarrow FA3 C);
```


```
Overflow <= (FA3_C XOR FA2_C);

S(0) <= S_out(0);
S(1) <= S_out(1);
S(2) <= S_out(2);
S(3) <= S_out(3);

Zero <= not (S_out(0) or S_out(1) or S_out(2) or S_out(3));
end Behavioral;
```



## **Synthesized Design**




## **Simulation\_Code**

```
entity TB addsubunit is
-- Port ();
end TB addsubunit;
architecture Behavioral of TB addsubunit is
component fourbitaddsubunit is
  Port (A: in STD LOGIC VECTOR (3 downto 0);
      B: in STD LOGIC VECTOR (3 downto 0);
      Cal Control: in STD LOGIC;
      Overflow: out STD LOGIC;
      Zero: out STD LOGIC;
      S: out STD LOGIC VECTOR (3 downto 0));
end component;
     signal A: STD_LOGIC_VECTOR (3 downto 0);
      signal B: STD LOGIC VECTOR (3 downto 0);
      signal Cal Control: STD LOGIC;
      signal Overflow: STD LOGIC;
      signal Zero: STD LOGIC;
      signal S: STD LOGIC VECTOR (3 downto 0);
```

```
uut : fourbitaddsubunit port map(
       A => A
       B=>B,
       Cal Control => Cal Control,
       Overflow => Overflow,
       zero => zero,
       S=>S);
stiM PROC: PROCESS
BEGIN
A <= "1110";
B <= "1111";
Cal control <='0';
wait for 100 ns;
A <= "1011";
B \le "0011";
Cal control <='0';
wait for 100 ns;
A <= "1101";
B <= "1011";
Cal control <='1';
wait for 100 ns;
A <= "1101";
B \le "1011";
Cal control <='0';
wait for 100 ns;
A <= "1101";
B \le "1001";
Cal control <='0';
wait for 100 ns;
A \le "0000";
B \le "0000";
Cal control <='0';
wait for 100 ns;
A <= "1111";
B <= "1111";
Cal control <='1';
wait for 100 ns;
A \le "0011";
B <= "0111";
Cal control <='1';
wait;
end process;
```

end;

#### **Behavioral Simulation**




# Decoder 2 to 4

```
entity Decoder_2_to_4 is
  Port ( I : in STD_LOGIC_VECTOR (1 downto 0);
        Y : out STD_LOGIC_VECTOR (3 downto 0);
        EN : in STD_LOGIC);
end Decoder_2_to_4;


architecture Behavioral of Decoder_2_to_4 is
signal I0_n , I1_n : std_logic;
begin

I0_n <= not(I(0));
I1_n <= not(I(1));

Y(0) <= (I0_n and I1_n and EN);
Y(1) <= (I(0) and I1_n and EN);
Y(2) <= (I0_n and I(1) and EN);
Y(3) <= (I(0) and I(1) and EN);
end Behavioral;</pre>
```



## **Synthesized Design**




#### **Simulation Code**

entity Decoder\_2\_to\_4\_TB is
-- Port();
end Decoder\_2\_to\_4\_TB;

```
architecture Behavioral of Decoder 2 to 4 TB is
component Decoder 2 to 4
  port (I: in STD_logic_vector (1 downto 0);
       EN: in std logic;
      y: out std_logic_vector (3 downto 0));
end component;
signal I1 :STD logic vector (1 downto 0):= (others => '0');
signal EN1 :STD logic:= '0';
signal y1 :STD logic vector (3 downto 0);
begin
uut: Decoder 2 to 4 port map(
  I \Rightarrow I1,
  EN \Rightarrow EN1,
  Y \Rightarrow Y1
  );
process
  begin
       EN1 <= '1';
       wait for 100 ns;
       I1 <= "00";
       wait for 100 ns;
       I1 <= "01";
       wait for 100 ns;
       I1 <= "10";
       wait for 100 ns;
       I1 <= "11";
       wait;
       end process;
end Behavioral;
```

## **Behavioral Simulation**




## **Decoder 3 to 8**

```
entity Decoder 3 to 8 is
  Port (I: in STD LOGIC VECTOR (2 downto 0);
      EN: in STD LOGIC;
      Y : out STD_LOGIC_VECTOR (7 downto 0));
end Decoder 3 to 8;
architecture Behavioral of Decoder 3 to 8 is
component Decoder 2 to 4
  Port (I: in STD LOGIC_VECTOR (1 downto 0);
      EN: in STD LOGIC;
      Y: out STD LOGIC VECTOR (3 downto 0));
end component;
signal Y0, Y1 : std logic vector (3 downto 0);
begin
Decoder 2 to 4 0:Decoder 2 to 4 port map (
              I(1 \text{ downto } 0) \Rightarrow I(1 \text{ downto } 0),
              EN \Rightarrow EN,
              Y (3 \text{ downto } 0) => Y0 (3 \text{ downto } 0));
```


```
\begin{split} \text{Decoder}\_2\_\text{to}\_4\_\text{1:Decoder}\_2\_\text{to}\_4 \text{ port map } (\\ & \text{I } (1 \text{ downto } 0) => \text{I } (1 \text{ downto } 0), \\ & \text{EN} => \text{EN}, \\ & \text{Y } (3 \text{ downto } 0) => \text{Y1 } (3 \text{ downto } 0)); \end{split} \begin{aligned} Y(0) & <= \text{Y0}(0) \text{ and } (\text{not } I(2)); \\ Y(1) & <= \text{Y0}(1) \text{ and } (\text{not } I(2)); \\ Y(2) & <= \text{Y0}(2) \text{ and } (\text{not } I(2)); \\ Y(3) & <= \text{Y0}(3) \text{ and } (\text{not } I(2)); \\ Y(4) & <= \text{Y1}(0) \text{ and } (I(2)); \\ Y(5) & <= \text{Y1}(1) \text{ and } (I(2)); \\ Y(6) & <= \text{Y1}(2) \text{ and } (I(2)); \\ Y(7) & <= \text{Y1}(3) \text{ and } (I(2)); \end{aligned}
```

end Behavioral;

## **RTL**



## **Synthesized Design**



## **Simulation Code**

```
entity TB_Decoder_3_to_8 is
-- Port ( );
end TB_Decoder_3_to_8;


architecture Behavioral of TB_Decoder_3_to_8 is

component Decoder_3_to_8

Port ( I : in STD_LOGIC_VECTOR (2 downto 0);
        EN : in STD_LOGIC;
        Y : out STD_LOGIC_VECTOR (7 downto 0));
```

```
end component;
signal I: std logic vector (2 downto 0);
signal EN: std logic;
signal Y: std_logic_vector (7 downto 0);
begin
UUT: Decoder 3 to 8 port map (
       I \Rightarrow I,
       EN \Rightarrow EN,
       Y \Rightarrow Y;
sium: process
  begin EN <= '1';
  wait for 100 ns;
  I <= "000";
  wait for 100 ns;
  I \le "001";
  wait for 100 ns;
  I <= "010";
  wait for 100 ns;
  I <= "011";
  wait for 100 ns;
  I <= "100";
  wait for 100 ns;
  I <= "101";
  wait for 100 ns;
  I <= "110";
  wait for 100 ns;
  I <= "111";
  wait;
  end process;
end Behavioral;
```

## **Behavioral Simulation**



## **D** FF WITH EN

```
entity D_FF_WITH_EN is
  Port (D: in STD LOGIC;
      En: in STD LOGIC;
      Res: in STD LOGIC;
      Clk: in STD LOGIC;
      Q: out STD LOGIC;
      Qbar: out STD LOGIC);
end D FF WITH EN;
architecture Behavioral of D_FF_WITH_EN is
Component D FF Port (D: in STD LOGIC;
      Res: in STD LOGIC;
      Clk: in STD LOGIC;
      Q: out STD LOGIC;
      Qbar: out STD LOGIC);
end component;
signal res0,clk0,d0,en0,not en0,q0,qbar0,inter0,inter1,inter2:std logic;
begin
D FF0: D FF Port map
\overline{D} => inter1,
```

```
Res =>res0,

Clk =>clk0,

Q =>q0,

Qbar =>qbar0);

d0 <= d;

en0 <=en;

res0<=res;

clk0<=clk;

q<=q0;

qbar<=qbar0;


inter0<= d0 and en0;

not_en0<=not en0;


inter2<=not_en0 and q0;

inter1<=inter2 or inter0;

end Behavioral;
```



## **Synthesized Design**




# Register 4bit

```
entity Register 4bit is
  Port (RegIn: in STD LOGIC VECTOR (3 downto 0);
      RegOut: out STD LOGIC VECTOR (3 downto 0);
      Clock: in STD LOGIC;
      RegEnable: in STD LOGIC;
      RegReset: in STD LOGIC);
end Register 4bit;
architecture Behavioral of Register 4bit is
component D FF WITH EN Port (D: in STD LOGIC;
      En: in STD LOGIC;
      Res: in STD LOGIC;
      Clk: in STD LOGIC;
      Q: out STD LOGIC;
      Qbar: out STD LOGIC);
end component;
signal cout0,cout1,cout2,cout3,cin:std logic;
begin
```


```
D FF 0: D FF WITH EN port map(
  d = > RegIn(0),
  en =>RegEnable,
  res=>RegReset,
  clk=>Clock,
  q = > RegOut(0)
  );
D FF 1: D FF WITH EN port map(
  d = > RegIn(1),
  en =>RegEnable,
  res=>RegReset,
  clk=>Clock,
  q=>RegOut(1)
  );
D_FF_2: D_FF_WITH_EN port map(
  d = RegIn(2),
  en =>RegEnable,
  res=>RegReset,
  clk=>Clock,
  q = > RegOut(2)
  );
D_FF_3: D_FF_WITH_EN port map(
  d = RegIn(3),
  en =>RegEnable,
  res=>RegReset,
  clk=>Clock,
  q = > RegOut(3)
  );
```

end Behavioral;

## **RTL**



## **Synthesized Design**




# **Register Bank**


```
entity RegisterBank is
  Port (RegisterBank In: in STD LOGIC VECTOR (3 downto 0);
      RegisterBank Reset: in STD LOGIC;
      Register Select: in STD LOGIC VECTOR (2 downto 0);
      Clock: in STD LOGIC;
      Register0 Out : out STD LOGIC VECTOR (3 downto 0);
     Register1 Out: out STD LOGIC VECTOR (3 downto 0);
     Register2 Out : out STD_LOGIC_VECTOR (3 downto 0);
      Register3 Out: out STD LOGIC VECTOR (3 downto 0);
      Register4 Out: out STD LOGIC VECTOR (3 downto 0);
      Register5 Out: out STD LOGIC VECTOR (3 downto 0);
      Register6 Out: out STD LOGIC VECTOR (3 downto 0);
      Register 7 Out : out STD LOGIC VECTOR (3 downto 0));
end RegisterBank;
architecture Behavioral of RegisterBank is
component Register 4bit is
  Port (RegIn: in STD LOGIC VECTOR (3 downto 0);
     RegOut: out STD LOGIC VECTOR (3 downto 0);
     Clock: in STD LOGIC;
     RegEnable: in STD LOGIC;
     RegReset: in STD LOGIC);
end component;
```

```
component Decoder 3 to 8 is
  Port (I: in STD LOGIC VECTOR (2 downto 0);
      EN: in STD LOGIC;
      Y : out STD LOGIC VECTOR (7 downto 0));
end component;
Signal Active: std logic;
Signal RegisterSelecter: std logic vector (7 downto 0);
begin
Active <= '1';
Decoder: Decoder 3 to 8
port map(
  I => Register_Select,
  EN \Rightarrow Active,
  Y => RegisterSelecter);
Reg0: Register 4bit
port map(
  RegIn => RegisterBank In,
  RegOut => Register0 Out,
  RegReset => RegisterBank Reset,
  RegEnable => RegisterSelecter(0),
  Clock => Clock);
Reg1: Register 4bit
port map(
  RegIn => RegisterBank In,
  RegOut => Register1 Out,
  RegReset => RegisterBank Reset,
  RegEnable => RegisterSelecter(1),
  Clock => Clock);
Reg2: Register 4bit
port map(
  RegIn => RegisterBank In,
  RegOut => Register2 Out,
  RegReset => RegisterBank Reset,
  RegEnable => RegisterSelecter(2),
  Clock => Clock);
Reg3: Register 4bit
port map(
  RegIn => RegisterBank In,
  RegOut => Register3 Out,
  RegReset => RegisterBank Reset,
```

```
RegEnable => RegisterSelecter(3),
  Clock => Clock);
Reg4: Register 4bit
port map(
  RegIn => RegisterBank In,
  RegOut => Register4 Out,
  RegReset => RegisterBank Reset,
  RegEnable => RegisterSelecter(4),
  Clock => Clock);
Reg5: Register 4bit
port map(
  RegIn => RegisterBank In,
  RegOut => Register5 Out,
  RegReset => RegisterBank Reset,
  RegEnable => RegisterSelecter(5),
  Clock => Clock);
Reg6: Register 4bit
port map(
  RegIn => RegisterBank In,
  RegOut => Register6 Out,
  RegReset => RegisterBank Reset,
  RegEnable => RegisterSelecter(6),
  Clock => Clock);
Reg7: Register 4bit
port map(
  RegIn => RegisterBank In,
  RegOut => Register7 Out,
  RegReset => RegisterBank Reset,
  RegEnable => RegisterSelecter(7),
  Clock => Clock);
end Behavioral;
```



## **Synthesized Design**



## **Simulation Code**


```
entity RegBankTB is
-- Port ( );
end RegBankTB;

architecture Behavioral of RegBankTB is
component RegisterBank is
  Port ( RegisterBank_In : in STD_LOGIC_VECTOR (3 downto 0);
        RegisterBank_Reset : in STD_LOGIC;
        Register_Select : in STD_LOGIC_VECTOR (2 downto 0);
        Clock : in STD_LOGIC;
        Register0_Out : out STD_LOGIC_VECTOR (3 downto 0);
        Register1_Out : out STD_LOGIC_VECTOR (3 downto 0);
        Register2_Out : out STD_LOGIC_VECTOR (3 downto 0);
        Register3_Out : out STD_LOGIC_VECTOR (3 downto 0);
        Register3_Out
```

```
Register3 Out : out STD LOGIC VECTOR (3 downto 0);
      Register4 Out: out STD LOGIC VECTOR (3 downto 0);
      Register5 Out: out STD LOGIC VECTOR (3 downto 0);
      Register6 Out: out STD LOGIC VECTOR (3 downto 0);
      Register 7 Out : out STD LOGIC VECTOR (3 downto 0));
end component;
      signal RegisterBank In: STD LOGIC VECTOR (3 downto 0);
      signal RegisterBank Reset: STD LOGIC;
      signal Register Select: STD LOGIC VECTOR (2 downto 0);
      signal Clock: STD LOGIC;
      signal Register0_Out: STD_LOGIC_VECTOR (3 downto 0);
      signal Register 1 Out: STD LOGIC VECTOR (3 downto 0);
      signal Register2 Out: STD LOGIC VECTOR (3 downto 0);
      signal Register3 Out: STD LOGIC VECTOR (3 downto 0);
      signal Register4 Out: STD LOGIC VECTOR (3 downto 0);
      signal Register5_Out: STD_LOGIC_VECTOR (3 downto 0);
      signal Register6 Out: STD LOGIC VECTOR (3 downto 0);
      signal Register 7 Out: STD LOGIC VECTOR (3 downto 0);
      constant clk period : time := 10 ns;
begin
uut : registerbank port map(
      RegisterBank In => RegisterBank In,
      RegisterBank Reset => RegisterBank Reset,
      Register Select=> Register Select,
      Clock =>Clock,
      Register0 Out=> Register0 Out,
      Register1 Out=> Register1 Out,
      Register2 Out=> Register2 Out,
      Register3 Out=> Register3 Out,
      Register4 Out=> Register4 Out,
      Register5 Out=> Register5 Out,
      Register6 Out=> Register6 Out,
      Register7 Out=> Register7 Out
      );
clk process :process
      begin
      Clock <='0';
      wait for clk period/2;
      Clock <='1';
      wait for clk period/2;
      end process;
stiM PROC: PROCESS
BEGIN
RegisterBank In<="1111";
```

```
RegisterBank Reset<='0';
Register Select<="000";
wait for 100 ns;
RegisterBank In<="1111";
RegisterBank Reset<='0';
Register Select<="001";
wait for 100 ns;
RegisterBank In<="1111";
RegisterBank Reset<='0';
Register Select<="010";
wait for 100 ns;
RegisterBank In<="1111";
RegisterBank Reset<='0';
Register Select<="011";
wait for 100 ns;
RegisterBank In<="1111";
RegisterBank Reset<='0';
Register Select<="100";
wait for 100 ns;
RegisterBank In<="1111";
RegisterBank Reset<='0';
Register Select<="101";
wait for 100 ns;
RegisterBank In<="1111";
RegisterBank Reset<='0';
Register Select<="110";
wait for 100 ns;
RegisterBank In<="1111";
RegisterBank Reset<='0';
Register Select<="111";
wait for 100 ns;
RegisterBank In<="1111";
RegisterBank Reset<='1';
Register Select<="000";
wait for 100 ns;
end process;
end;
```


## **Behavioral Simulation**




# **Instruction Decoder**

```
entity Instruction Decoder is
  Port (Instruction: in STD_LOGIC_VECTOR (11 downto 0);
      RegisterCheckkJump: in STD LOGIC VECTOR (3 downto 0);
      RegisterEnable: out STD LOGIC VECTOR (2 downto 0);
      LoadSelect: out STD LOGIC;
     ImmValue : out STD_LOGIC_VECTOR (3 downto 0);
      RegisterSelect 1: out STD LOGIC VECTOR (2 downto 0);
      RegisterSelect 2 : out STD LOGIC VECTOR (2 downto 0);
     AddSub Select: out STD LOGIC;
      JumpFlag: out STD LOGIC;
     JumpAdder: out STD LOGIC VECTOR (2 downto 0));
end Instruction Decoder;
architecture Behavioral of Instruction Decoder is
component Decoder 2 to 4
  port(
    I: in std logic vector(1 downto 0);
    En: in std logic;
    Y: out std logic vector(3 downto 0));
  end component;
Signal add, neg, mov, jzr: std logic;
```

```
Signal var1 : std logic;
signal reg1sel,reg2sel: STD LOGIC VECTOR (2 downto 0);
begin
Decoder 2 to 4 0: Decoder 2 to 4
  port map (
  I(0) \Rightarrow Instruction(10),
  I(1) \Rightarrow Instruction(11),
  EN = > '1',
  Y(0) => add
  Y(1) => neg,
  Y(2) => mov,
  Y(3) => jzr);
LoadSelect <= mov;
AddSub Select <= neg;
JumpFlag <= jzr and ((RegisterCheckkJump(0) or RegisterCheckkJump(1) or
RegisterCheckkJump(2)));
JumpAdder <= Instruction (2 downto 0);
var1 <= add or neg or mov;
RegisterEnable(0) \leq var1 and Instruction(7);
RegisterEnable(1) <= var1 and Instruction(8);
RegisterEnable(2) <= var1 and Instruction(9);
ImmValue <= Instruction (3 downto 0);
reg1sel(0) \le ((Instruction (7))and(not neg));
reg1sel(1) <=((Instruction (8))and(not neg));
reg1sel(2) <=((Instruction (9))and(not neg));
reg2sel(2) <=((Instruction (6))and(not neg)) or ((Instruction (9))and(neg));
reg2sel(1) \le ((Instruction (5))and(not neg)) or ((Instruction (8))and(neg));
reg2sel(0) \le ((Instruction (4))and(not neg)) or ((Instruction (7))and(neg));
RegisterSelect 1 <= reg1sel;
RegisterSelect 2 <= reg2sel;
end Behavioral;
```



## **Synthesized Design**



# way2bit4mux

```
entity way2bit4mux is

Port (loadsel: STD_LOGIC;

load: in STD_LOGIC_VECTOR (3 downto 0);

defaultval: in STD_LOGIC_VECTOR (3 downto 0);

outval: out STD_LOGIC_VECTOR (3 downto 0)

);
end way2bit4mux;


architecture Behavioral of way2bit4mux is
```

## begin

```
outval(0) <= (defaultval(0)and (not loadsel)) or (load(0) and loadsel);
outval(1) <= (defaultval(1)and (not loadsel)) or (load(1) and loadsel);
outval(2) <= (defaultval(2)and (not loadsel)) or (load(2) and loadsel);
outval(3) <= (defaultval(3)and (not loadsel)) or (load(3) and loadsel);
```

end Behavioral;

#### **RTL**



## **Micro Processor**

#### **Code**

```
entity Micro_Processor is
Port ( Clockinn : in STD_LOGIC;
Reset : in STD_LOGIC;
Overflow : out STD_LOGIC;
Zero : out STD_LOGIC;
To_Leds : out STD_LOGIC_VECTOR (3 downto 0);
PCVAL : out STD_LOGIC_VECTOR (2 downto 0));
```


end Micro Processor;

```
component PROGRAM COUNTER
  Port (TOIN: in STD LOGIC VECTOR (2 downto 0);
     TOOUT: out STD LOGIC VECTOR (2 downto 0);
     CLK: in STD LOGIC;
     RES: in STD LOGIC);
end component;
component way2bit3mux
  Port (jumpflag: in STD LOGIC;
     addresstojump: in STD LOGIC VECTOR (2 downto 0);
     default1: in STD LOGIC VECTOR (2 downto 0);
     out1 : out STD LOGIC VECTOR (2 downto 0));
end component;
component bit 3 adder
  Port (A: in STD_LOGIC_VECTOR (2 downto 0);
     S: out STD LOGIC VECTOR (2 downto 0)
     );
end component;
component program rom is
 Port (regsel: in STD LOGIC VECTOR (2 downto 0);
     out1 : out STD LOGIC_VECTOR (11 downto 0));
end component;
component Instruction Decoder is
  Port (Instruction: in STD LOGIC VECTOR (11 downto 0);
     RegisterCheckkJump: in STD LOGIC VECTOR (3 downto 0);
     RegisterEnable: out STD LOGIC VECTOR (2 downto 0);
     LoadSelect: out STD LOGIC;
     ImmValue: out STD_LOGIC_VECTOR (3 downto 0);
     RegisterSelect 1: out STD LOGIC VECTOR (2 downto 0);
     RegisterSelect 2: out STD LOGIC VECTOR (2 downto 0);
     AddSub Select: out STD LOGIC;
     JumpFlag: out STD LOGIC;
     JumpAdder: out STD LOGIC VECTOR (2 downto 0));
end component;
component way2bit4mux is
  Port (loadsel: STD LOGIC;
     load: in STD LOGIC VECTOR (3 downto 0);
     defaultval: in STD LOGIC VECTOR (3 downto 0);
     outval: out STD LOGIC VECTOR (3 downto 0)
     );
end component;
component Slow Clock is
 Port (Clk in: in STD LOGIC;
     Clk out: out STD LOGIC);
end component;
component RegisterBank is
```

```
Port (RegisterBank In: in STD LOGIC VECTOR (3 downto 0);
      RegisterBank Reset: in STD LOGIC;
      Register Select: in STD LOGIC VECTOR (2 downto 0);
      Clock: in STD LOGIC;
      Register Out: out STD LOGIC VECTOR (3 downto 0);
      Register 1 Out : out STD LOGIC VECTOR (3 downto 0);
     Register2_Out : out STD_LOGIC_VECTOR (3 downto 0);
      Register3 Out: out STD LOGIC VECTOR (3 downto 0);
      Register4 Out: out STD LOGIC VECTOR (3 downto 0);
      Register5 Out : out STD LOGIC VECTOR (3 downto 0);
      Register6 Out : out STD LOGIC VECTOR (3 downto 0);
      Register 7 Out : out STD LOGIC VECTOR (3 downto 0));
end component;
component way8bit4mux is
  Port (regsel: in STD LOGIC VECTOR (2 downto 0);
      reg0: in STD LOGIC VECTOR (3 downto 0);
     reg1 : in STD_LOGIC_VECTOR (3 downto 0);
     reg2: in STD LOGIC VECTOR (3 downto 0);
     reg3: in STD LOGIC VECTOR (3 downto 0);
     reg4 : in STD_LOGIC_VECTOR (3 downto 0);
     reg5: in STD LOGIC VECTOR (3 downto 0);
     reg6: in STD LOGIC VECTOR (3 downto 0);
     reg7: in STD LOGIC VECTOR (3 downto 0);
     out1 : out STD LOGIC VECTOR (3 downto 0));
end component;
component fourbitaddsubunit is
  Port (A: in STD LOGIC VECTOR (3 downto 0);
     B: in STD LOGIC VECTOR (3 downto 0);
     Cal Control: in STD LOGIC;
      Overflow: out STD LOGIC;
      Zero: out STD LOGIC;
      S: out STD LOGIC VECTOR (3 downto 0));
end component;
signal signal6,newsig,signalid2,signalid6,cclk,rres: STD LOGIC;
signal signal1, signal2, signal3, signal4, signal5, signal32, signalid1, signalid4, signalid5:
STD LOGIC VECTOR (2 downto 0);
signal signal7: STD LOGIC VECTOR (11 downto 0);
signal signalid3, signal8, signal9, signalid7: STD LOGIC VECTOR (3 downto 0);
signal rbout0,rbout1,rbout2,rbout3,rbout4,rbout5,rbout6,rbout7,signal10,signal11:
STD LOGIC VECTOR (3 downto 0);
begin
```

```
TOIN = > signal1,
     TOOUT => signal32,
     CLK => cclk,
     res => rres);
way2bit3mux0 : way2bit3mux Port map (
     jumpflag =>signal6,
     addresstojump =>signal5,
     default1 => signal4,
     out1 =>signal1);
bit 3 adder0: bit 3 adder Port map (
     A => signal2,
     S => signal4);
programrom0: program rom Port map (
     regsel =>signal3,
     out1 => signal7);
instruction decoder0: Instruction Decoder Port map (
     Instruction => signal7,
     RegisterCheckkJump =>signalid7,
     RegisterEnable => signalid1,
     LoadSelect => signalid2,
     ImmValue => signalid3,
     RegisterSelect 1=>signalid4,
     RegisterSelect 2 => signalid5,
     AddSub Select => signalid6,
     JumpFlag =>signal6,
     JumpAdder =>signal5);
way2bit4mux0 : way2bit4mux Port map (
     loadsel => signalid2,
     load =>signalid3,
     defaultval => signal9,
     outval =>signal8
     );
slow clock0: Slow Clock Port map (
     Clk in =>Clockinn,
     Clk out=>cclk);
RegisterBank0: RegisterBank Port map (
      RegisterBank In=>signal8,
      RegisterBank Reset =>rres,
      Register Select => signalid1,
      Clock =>cclk,
      Register0 Out =>rbout0,
      Register1 Out =>rbout1,
      Register2 Out =>rbout2,
      Register3 Out =>rbout3,
      Register4 Out =>rbout4,
      Register5 Out =>rbout5,
      Register6 Out =>rbout6,
```

```
Register7 Out =>rbout7);
way8bit4mux0: way8bit4mux Port map (
       regsel =>signalid4,
      reg0 => rbout0,
      reg1 = > rbout1,
      reg2 => rbout2,
       reg3 = > rbout3,
       reg4 = > rbout4,
      reg5 => rbout5,
      reg6 = > rbout6,
      reg7 = > rbout7,
      out1 =>signal10);
way8bit4mux1: way8bit4mux Port map (
      regsel =>signalid5,
       reg0 => rbout0,
      reg1 = > rbout1,
       reg2 = > rbout2,
       reg3 = > rbout3,
      reg4 = > rbout4,
      reg5 => rbout5,
      reg6 = > rbout6,
      reg7 = > rbout7,
       out1 =>signal11);
fourbitaddsubunit0: fourbitaddsubunit Port map (
      A => signal10,
      B => signal11,
       Cal Control => signalid6,
       Overflow => overflow,
       Zero =>zero,
       S => signal9);
signalid7<=signal10;
To Leds(0) \le rbout7(0);
To Leds(1) \le rbout7(1);
To Leds(2) \le rbout7(2);
To Leds(3) \le rbout7(3);
rres <=reset;
signal3 <= signal32;
signal2 <= signal32;
PCVAL <= signal32;
--signal1<=firstin;
end Behavioral;
```



## **Simulation Code**

```
entity TB Micro Processor is
-- Port ();
end TB Micro Processor;
architecture Behavioral of TB Micro Processor is
component Micro Processor is
  Port (Clockinn: in STD LOGIC;
      Reset: in STD LOGIC;
      Overflow: out STD LOGIC;
      Zero: out STD LOGIC;
      PCVAL: out STD_LOGIC_VECTOR (2 downto 0);
     To Leds: out STD LOGIC VECTOR (3 downto 0));
end component;
      signal PCVAL: STD LOGIC VECTOR (2 downto 0);
      signal Clock: STD LOGIC;
      signal Reset: STD LOGIC;
      signal Overflow: STD LOGIC;
      signal Zero: STD LOGIC;
      signal To_Leds: STD_LOGIC_VECTOR (3 downto 0);
      constant clk period : time := 10 ns;
begin
```


Overflow=>Overflow,

```
Zero=>Zero,
      PCVAL=>PCVAL,
      To Leds=>To Leds);
counte_process :process
      begin
       clock <='0';
       wait for clk period/2;
       clock <='1';
       wait for clk period/2;
       end process;
stiM_PROC :process
       begin
       reset<='1';
       wait for 10ns;
       reset<='0';
       wait;
```

end process;
end;

\*\*\* When Simulation is done using **Slowclock** Some OUTPUT Values seems to be set to to "U'\*\*\*

## **Behavioral Simulation**




```
entity Micro Processor is
 Port (Clockinn: in STD LOGIC;
     Reset: in STD LOGIC;
     Overflow: out STD LOGIC;
     Zero: out STD LOGIC;
     To Leds: out STD LOGIC VECTOR (3 downto 0);
     PCVAL: out STD LOGIC VECTOR (2 downto 0));
end Micro Processor;
architecture Behavioral of Micro Processor is
component PROGRAM COUNTER
  Port (TOIN: in STD LOGIC VECTOR (2 downto 0);
     TOOUT: out STD LOGIC VECTOR (2 downto 0);
     CLK: in STD LOGIC;
     RES: in STD LOGIC);
end component;
component way2bit3mux
 Port (jumpflag: in STD LOGIC;
     addresstojump: in STD LOGIC VECTOR (2 downto 0);
     default1 : in STD_LOGIC_VECTOR (2 downto 0);
     out1: out STD LOGIC VECTOR (2 downto 0));
end component;
component bit 3 adder
 Port (A: in STD LOGIC VECTOR (2 downto 0);
     S: out STD LOGIC VECTOR (2 downto 0)
     );
end component;
component program rom is
 Port (regsel: in STD LOGIC VECTOR (2 downto 0);
     out1: out STD LOGIC VECTOR (11 downto 0));
end component;
component Instruction Decoder is
  Port (Instruction: in STD LOGIC VECTOR (11 downto 0);
     RegisterCheckkJump: in STD LOGIC VECTOR (3 downto 0);
     RegisterEnable: out STD LOGIC VECTOR (2 downto 0);
     LoadSelect: out STD LOGIC;
     ImmValue: out STD LOGIC VECTOR (3 downto 0);
     RegisterSelect 1: out STD LOGIC VECTOR (2 downto 0);
     RegisterSelect 2 : out STD LOGIC VECTOR (2 downto 0);
     AddSub Select: out STD LOGIC;
     JumpFlag: out STD LOGIC;
     JumpAdder: out STD LOGIC VECTOR (2 downto 0));
```

```
end component;
component way2bit4mux is
  Port (loadsel: STD LOGIC;
     load: in STD LOGIC VECTOR (3 downto 0);
     defaultval: in STD LOGIC VECTOR (3 downto 0);
     outval : out STD_LOGIC_VECTOR (3 downto 0)
     );
end component;
component Slow Clock is
 Port (Clk in : in STD LOGIC;
     Clk out : out STD LOGIC);
end component;
component RegisterBank is
  Port (RegisterBank In: in STD LOGIC VECTOR (3 downto 0);
     RegisterBank Reset: in STD LOGIC;
     Register_Select : in STD_LOGIC_VECTOR (2 downto 0);
     Clock: in STD LOGIC;
     Register0 Out: out STD LOGIC VECTOR (3 downto 0);
     Register1_Out : out STD_LOGIC_VECTOR (3 downto 0);
     Register2 Out: out STD LOGIC VECTOR (3 downto 0);
     Register3 Out: out STD LOGIC VECTOR (3 downto 0);
     Register4 Out : out STD LOGIC VECTOR (3 downto 0);
     Register5 Out: out STD LOGIC VECTOR (3 downto 0);
     Register6_Out : out STD_LOGIC_VECTOR (3 downto 0);
     Register 7 Out : out STD LOGIC VECTOR (3 downto 0));
end component;
component way8bit4mux is
  Port (regsel: in STD LOGIC VECTOR (2 downto 0);
     reg0: in STD_LOGIC_VECTOR (3 downto 0);
     reg1: in STD LOGIC VECTOR (3 downto 0);
     reg2: in STD LOGIC VECTOR (3 downto 0);
     reg3: in STD LOGIC VECTOR (3 downto 0);
     reg4: in STD LOGIC VECTOR (3 downto 0);
     reg5: in STD LOGIC VECTOR (3 downto 0);
     reg6: in STD LOGIC VECTOR (3 downto 0);
     reg7: in STD LOGIC VECTOR (3 downto 0);
     out1: out STD LOGIC VECTOR (3 downto 0));
end component;
component fourbitaddsubunit is
 Port (A: in STD LOGIC VECTOR (3 downto 0);
     B: in STD LOGIC VECTOR (3 downto 0);
     Cal Control: in STD LOGIC;
     Overflow: out STD LOGIC;
     Zero: out STD LOGIC;
     S: out STD LOGIC VECTOR (3 downto 0));
end component;
```

```
signal signal6,isolateclock,signalid2,signalid6,cclk,rres: STD LOGIC;
signal signal1, signal2, signal3, signal4, signal5, signal32, signalid1, signalid4, signalid5:
STD LOGIC VECTOR (2 downto 0);
signal signal7: STD LOGIC VECTOR (11 downto 0);
signal signalid3, signal8, signal9, signalid7: STD LOGIC VECTOR (3 downto 0);
signal rbout0,rbout1,rbout2,rbout3,rbout4,rbout5,rbout6,rbout7,signal10,signal11:
STD LOGIC VECTOR (3 downto 0);
begin
PROGRAM COUNTER0: PROGRAM COUNTER PORT MAP (
     TOIN => signal1,
     TOOUT => signal32,
     CLK => cclk,
     res => rres);
way2bit3mux0 : way2bit3mux Port map (
     jumpflag =>signal6,
     addresstojump =>signal5,
     default1 =>signal4,
     out1 =>signal1);
bit 3 adder0: bit 3 adder Port map (
     A => signal2,
     S => signal4);
programrom0: program rom Port map (
     regsel =>signal3,
     out1 => signal7);
instruction decoder0: Instruction Decoder Port map (
     Instruction => signal7,
     RegisterCheckkJump =>signalid7,
     RegisterEnable => signalid1,
     LoadSelect => signalid2,
     ImmValue => signalid3,
     RegisterSelect 1=>signalid4,
     RegisterSelect 2 => signalid5,
     AddSub Select => signalid6,
     JumpFlag =>signal6,
     JumpAdder =>signal5);
way2bit4mux0: way2bit4mux Port map (
     loadsel => signalid2,
     load =>signalid3,
     defaultval => signal9,
     outval =>signal8
     );
slow clock0: Slow Clock Port map (
     Clk in =>isolateclock,
```

```
Clk out=>isolateclock);
RegisterBank0: RegisterBank Port map (
      RegisterBank In=>signal8,
      RegisterBank Reset =>rres,
      Register Select => signalid1,
      Clock =>cclk,
      Register0 Out =>rbout0,
      Register1 Out =>rbout1,
      Register2 Out =>rbout2,
      Register3 Out =>rbout3,
      Register4 Out =>rbout4,
      Register5 Out =>rbout5,
      Register6 Out =>rbout6,
      Register7 Out =>rbout7);
way8bit4mux0: way8bit4mux Port map (
      regsel =>signalid4,
      reg0 = > rbout0,
      reg1 = > rbout1,
      reg2 = > rbout2,
      reg3 = > rbout3,
      reg4 = > rbout4,
      reg5 => rbout5,
      reg6 =>rbout6,
      reg7 = > rbout7,
      out1 =>signal10);
way8bit4mux1: way8bit4mux Port map (
      regsel =>signalid5,
      reg0 => rbout0,
      reg1 = > rbout1,
      reg2 = > rbout2,
      reg3 = > rbout3,
      reg4 = > rbout4,
      reg5 => rbout5,
      reg6 =>rbout6,
      reg7 = > rbout7,
      out1 =>signal11);
fourbitaddsubunit0: fourbitaddsubunit Port map (
      A => signal 10,
      B => signal11,
      Cal Control => signalid6,
      Overflow => overflow,
      Zero =>zero,
      S => signal9);
signalid7<=signal10;
To Leds(0) \le rbout7(0);
To Leds(1) \le rbout7(1);
```

```
To_Leds(2)<=rbout7(2);
To_Leds(3)<=rbout7(3);
rres <=reset;
Cclk<=Clockinn;
signal3 <= signal32;
signal2 <= signal32;
PCVAL <=signal32;
--signal1<=firstin;
end Behavioral;
```



## **Simulation\_Code**

```
entity TB_Micro_Processor is
-- Port ( );
end TB_Micro_Processor;

architecture Behavioral of TB_Micro_Processor is
component Micro_Processor is
  Port ( Clockinn : in STD_LOGIC;
        Reset : in STD_LOGIC;
        Overflow : out STD_LOGIC;
        Zero : out STD_LOGIC;
        PCVAL : out STD_LOGIC_VECTOR (2 downto 0);
        To_Leds : out STD_LOGIC_VECTOR (3 downto 0));
end component;
```

```
signal PCVAL: STD LOGIC VECTOR (2 downto 0);
      signal Clock: STD LOGIC;
      signal Reset: STD LOGIC;
      signal Overflow: STD LOGIC;
      signal Zero: STD LOGIC;
      signal To Leds: STD LOGIC VECTOR (3 downto 0);
      constant clk period : time := 10 ns;
begin
uut: Micro Processor Port map (
      Clockinn=>Clock,
      Reset=>Reset,
      Overflow=>Overflow,
      Zero=>Zero,
      PCVAL=>PCVAL,
      To Leds=>To Leds);
counte process :process
      begin
       clock <='0';
       wait for clk period/2;
       clock <='1';
       wait for clk period/2;
       end process;
stiM_PROC :process
       begin
       reset<='1';
       wait for 10ns;
       reset<='0';
       wait;
end process;
end;
Behavioral Simulation
:: TESTING 1 ::
ProgramROM
signal ROM : rom_type :=(
         "101110\overline{0}00101",--- r7 <= 5
```

## **OUTPUT**




#### **:: TESTING 2 ::**

## **ProgramROM**

```
signal ROM : rom type :=(
         "101110000101",--- r7 <= 5
         "101100000011",--- r6 <= 3
         "011100000000",--- r6 <=-r6
         "001111100000",--- r7 <= r7+r6
         "10000000000",-- r0<=0
         "100000000000",--- r0<=0
         "100000000000",--- r0<=0
         "100000000000" --- r0<=0
TB CODE
reset<='1';
      wait for 10ns;
      reset<='0';
      wait for 20ns;
      reset<='1';
      wait for 10ns;
      reset<='0';
      wait;
```

#### **OUTPUT**



## **:: TESTING 3 ::**

## **ProgramROM**

```
\begin{array}{l} \text{signal ROM: rom\_type:=(} \\ \text{"101110000000",--- r7 <= 0} \\ \text{"1010000000010",--- r4 <= 2} \\ \text{"1011000000011",--- r6 <= 3} \\ \text{"1010100000001",--- r5 <= 1} \\ \text{"0110100000000",--- r7 <= -r5} \\ \text{"0011110000000",--- r7 <= r7+r4} \\ \text{"0011010100000",--- r6 <= r6+r5} \\ \text{"111100000101" --- PC <= 5} \\ \text{);} \end{array}
```

## TB CODE

```
reset<='1';
wait for 10ns;
reset<='0';
```

#### **OUTPUT**

