Computer-Aided VLSI System Design Homework 5 Report

Due Tuesday, Dec. 3, 13:59

Student ID: r12943010 Student Name: 林孟平


APR Results

1. Fill in the blanks below.

| Design Stage | Description | Value | |
|--------------|--|-----------|--|
| P&R | Number of DRC violations (ex: 0) | 0 | |
| | (Verify -> Verify Geometry) | U | |
| | Number of LVS violations (ex: 0) | 0 | |
| | (Verify -> Verify Connectivity) | 0 | |
| | Die Area (um²) | 872808.36 | |
| | Core Area (um²) | 598829.14 | |
| Post-layout | Clock Period for Post levent Simulation (ev. 10ns) | 3.4ns | |
| Simulation | Clock Period for Post-layout Simulation (ex. 10ns) | | |
| | Yes | | |
| (If not, | | | |

Questions and Discussion

1. Attach the snapshot of CCOpt Clock Tree Debugger result (5%).



2. Attach the snapshot of DRC and LVS checking after routing. (5%)

```
Starting Verification
Initializing
Deleting Existing Violations
Creating Sub-Areas
Using new threading
Sub-Area: {0.000 0.000 187.680 187.680} 1 of 25
Sub-Area: {12 complete 0 Viols.
Sub-Area: {175.360 0.000 375.360 187.680} 3 of 25
Sub-Area: {2 complete 0 Viols.
Sub-Area: {375.360 0.000 563.040 187.680} 3 of 25
Sub-Area: {375.360 0.000 563.040 187.680} 4 of 25
Sub-Area: {375.360 0.000 750.720 187.680} 4 of 25
Sub-Area: {375.000 0.000 750.720 187.680} 5 of 25
Sub-Area: {750.720 0.000 936.560 187.680} 5 of 25
Sub-Area: {750.720 0.000 936.560 187.680} 5 of 25
Sub-Area: {6 complete 0 Viols.
Sub-Area: {750.720 0.000 936.560 187.680} 7 of 25
Sub-Area: {0.000 187.680 187.680 375.360} 6 of 25
Sub-Area: {0.000 187.680 187.680 375.360} 7 of 25
Sub-Area: {187.680 187.680 375.360 375.360} 7 of 25
Sub-Area: {187.680 187.680 375.360 375.360} 8 of 25
Sub-Area: {375.360 187.680 563.040 375.360} 8 of 25
Sub-Area: {375.360 187.680 563.040 375.360} 8 of 25
Sub-Area: {375.720 187.680 936.560 375.360} 9 of 25
Sub-Area: {375.720 187.680 936.560 375.360} 9 of 25
Sub-Area: {180.800 375.360 187.680 563.040} 11 of 25
Sub-Area: {180.800 375.360 187.680 563.040} 11 of 25
Sub-Area: {180.800 375.360 187.680 563.040} 12 of 25
Sub-Area: {180.800 375.360 187.680 563.040} 13 of 25
Sub-Area: {180.800 375.360 187.680 563.040} 13 of 25
Sub-Area: {180.800 375.360 187.680 563.040} 13 of 25
Sub-Area: {375.360 375.360 375.360 563.040} 13 of 25
Sub-Area: {375.360 375.360 375.360 563.040} 12 of 25
Sub-Area: {375.360 375.360 375.360 375.360 30.040} 12 of 25
Sub-Area: {375.360 375.360 375.360 375.720} 16 of 25
Sub-Area: {375.360 363.040 375.360 375.720} 16 of 25
Sub-Area: {180.800 563.040 375.360 375.720} 16 of 25
Sub-Area: {180.800 563.040 375.360 375.720} 16 of 25
Sub-Area: {180.800 563.040 375.360 931.930} 21 of 25
Sub-Area: {180.800 563.040 375.360 931.930} 21 of 25
Sub-Area: {180.800 563.040 3
nnovus 1> verify_drc
*** Starting Verify DRC (MEM: 1508.1) ***
     VERIFY DRC
VERIFY DRC
VERIFY DRC
VERIFY DRC
       VERIFY DRC
       VERIFY DRC
VERIFY DRC
VERIFY DRC
VERIFY DRC
       VERIFY DRC
VERIFY DRC
VERIFY DRC
       VERIFY DRC
VERIFY DRC
VERIFY DRC
VERIFY DRC
       VERIFY DRC
VERIFY DRC
VERIFY DRC
       VERIFY DRC
VERIFY DRC
VERIFY DRC
       VERIFY DRC
       VERIFY DRC
VERIFY DRC
VERIFY DRC
     VERIFY DRC
VERIFY DRC
VERIFY DRC
       VERIFY DRO
       VERIFY DRO
       VERIFY DRO
     VERIFY DRC
VERIFY DRC
VERIFY DRC
       VERIFY DRO
       VERIFY DRC
VERIFY DRC
       VERIFY DRC
       VERIFY DRC
VERIFY DRC
VERIFY DRC
       VERIFY DRC
       VERIFY
     VERIFY DRC
VERIFY DRC
VERIFY DRC
    Verification Complete: 0 Viols.
 *** End Verify DRC (CPU: 0:00:05.0 ELAPSED TIME: 5.00 MEM: 60.0M) ***
```

```
innovus 2> VERIFY_CONNECTIVITY use new engine.
****** Start: VERIFY CONNECTIVITY ******
Start Time: Tue Nov 26 11:27:50 2024
Design Name: core
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (936.5600, 931.9300)
Error Limit = 1000; Warning Limit = 50
Check all nets
**** 11:27:51 **** Processed 5000 nets.

**** 11:27:51 **** Processed 10000 nets.

**** 11:27:51 **** Processed 15000 nets.
**** 11:27:51 **** Processed 20000 nets.
Begin Summary
Found no problems or warnings.
End Summary
End Time: Tue Nov 26 11:27:52 2024
Time Elapsed: 0:00:02.0
****** End: VERIFY CONNECTIVITY ******
  Verification Complete: 0 Viols. 0 Wrngs.
  (CPU Time: 0:00:01.6 MEM: 23.914M)
```

3. Attach the snapshot of the timing report for **setup time and hold time** with no timing violation (post-route). (5%)

| timeDesign Summary | | | | | | | | | | |
|---|----------------------------------|-----------------------------------|------|----------------------------------|---------------------------|--------------------------------|-----------------------------|--|--|--|
| Setup views included: av_func_mode_max | | | | | | | | | | |
| Setup mode | all | reg | 2reg | in2reg | reg2out | in2out | default | | | |
| WNS (I TNS (I Violating Pa All Pa | ns): 0.000 ths: 0 | 0.059 0.000 0 2252 | | 0.321 0.000 0 2144 | 0.703 0.000 0 16 | N/A N/A N/A N/A | 0.000 0.000 0 | | | |
| + | | | | | | | | | | |
| DRVs | Real | | | | Tota | l j | | | | |
| | Nr nets(te | Worst Vio | | Nr nets(terms) | | | | | | |
| max_cap max_tran max_fanout max_length | 0 (0) 0 (0) 0 (0) 0 (0) | 0.000 0.000 0 | | 0 (0) 0 (0) 0 (0) 0 (0) | | | | | | |
| Density: 59.718% (100.000% with Fillers) Total number of glitch violations: 0 | | | | | | | | | | |

```
timeDesign Summary
Hold views included:
 av_func_mode_max
      Hold mode
                            all
                                                                                  default
                                     reg2reg
                                                in2reg
                                                           reg2out
                                                                       in2out
             WNS (ns):
                           0.363
                                      0.363
                                                 1.668
                                                             2.173
                                                                         N/A
                                                                                   0.000
                                                                         N/A
N/A
             TNS (ns):
                           0.000
                                      0.000
                                                 0.000
                                                             0.000
                                                                                   0.000
     Violating Paths:
All Paths:
                             Θ
                                                              Θ
                                                                                     Θ
                                        Θ
                                                   Θ
                                      2252
                                                 2144
                                                                                     Θ
                           4412
                                                              16
                                                                         N/A
Density: 59.718%
       (100.000% with Fillers)
```

4. Show the critical path after post-route optimization. What is the path type? (10%) (The slack of the critical path should match the smallest slack in the timing report)

```
Setup Check with Pin processing_u0/add_tree_small_stage2_out_reg_2
Endpoint: processing_u0/add_tree_small_stage2_out_reg_2_1_12_/0 (^) checked with leading edge of 'i_clk'
Beginpoint: processing_u0/i_in_data_2_r_reg_0_/Q (v)
triggered by leading edge of 'i_clk'
Path Groups: {reg2reg}
Analysis Views as finer mode.
 1__12_/CK
Endpoint:
Analysis View: av_func_mode_max
Other End Arrival Time
    Setup
Phase Shift
                                                                        0.244
3.350
    CPPR Adjustment
Required Time
Arrival Time
                                                                         0.000
    Slack Time 0.05
Clock Rise Edge
+ Clock Network Latency (Prop)
= Beginpoint Arrival Time
                                                                         0.059
                                                                                                                                                                             Cell
                                                                                                                                                                                                                                          Required
Time
                                                                                                                                                                                                 Delay
                                                                                                                                                                                                                      Time
                                                                                                                                       processing_u0/i_in_data_2_r_reg_0_
processing_u0/i_in_data_2_r_reg_0_
processing_u0/U1840
processing_u0/U5281
processing_u0/U2160
processing_u0/U5603
processing_u0/U5603
processing_u0/U9597
processing_u0/U9599
processing_u0/U9599
                                                                                                                                                                                                                                                  0.556
                                                                                                                                                                                                                        0.497
1.188
1.714
2.055
2.320
2.520
2.651
2.841
2.991
                                                                                                                                                                                                                                                  1.248
1.773
2.114
                                                                                                                                                                         DFFRX1
                                                                                                                                                                                                  0.691
                                                                                                                                                                                                 0.526
0.341
0.266
                                                                                                                                                                         MXI2X2
                                                                                                                                                                         X0R2X1
CLKMX2X2
                                                                                                                                                                                                                                                  2.380
                                                                                                                                                                         ADDHX1
NAND2X1
                                                                                                                                                                                                 0.199
0.131
                                                                                                                                                                                                                                                 2.579
2.710
                                                                                                                                                                         0AI21X2
A0I21X1
0AI21X4
                                                                                                                                                                                                 0.190
0.151
                                                                                                                                                                                                 0.132
0.107
0.138
0.182
                                                                                                                                                                                                                                                 3.183
3.290
3.428
3.610
                processing_u0/U9600
processing_u0/U158
                                                                                                                                                                                                                         3.124
3.231
                                                                                                                                      A ^ AO V
                                                                                                                                                                         INVX3
OAI21X1
                processing_u0/U11499
processing_u0/U2302
                                                                                                                                                                                                                         3.369
                processing_u0/add_tree_small_stage2_out_reg_2_1
12
                                                                                                                                                                         DFFRX1
```

- \Rightarrow The critical path is "reg to reg", with slack of 0.059 ns.
- 5. Attach the snapshot of GDS stream out messages. (10%)

```
Merging with GDS libraries

Scanning GDS file library/gds/tsmc13gfsg_fram.gds to register cell name .....

Scanning GDS file library/gds/tpz013g3_v1.1.gds to register cell name .....

Scanning GDS file library/gds/tsmc13gfsg_fram.gds .....

******* Merge file: library/gds/tsmc13gfsg_fram.gds has version number: 5.

******* Merge file: library/gds/tsmc13gfsg_fram.gds has units: 1000 per micron.

******* unit scaling factor = 1 ******

Merging GDS file library/gds/tpz013g3_v1.1.gds .....

******* Merge file: library/gds/tpz013g3_v1.1.gds has version number: 5.

******* Merge file: library/gds/tpz013g3_v1.1.gds has units: 1000 per micron.

******* unit scaling factor = 1 ******

Merging GDS file library/gds/sram_256x8.gds .....

******* Merge file: library/gds/sram_256x8.gds has version number: 5.

******* Merge file: library/gds/sram_256x8.gds has version number: 5.


******* Merge file: library/gds/sram_256x8.gds has units: 1000 per micron.

******** Merge file: library/gds/sram_256x8.gds has units: 1000 per micron.

******** Merge file: library/gds/sram_256x8.gds has units: 1000 per micron.
```

6. Attach the snapshot of the final area result. (5%)

7. Attach the snapshot of your final layout **after adding core filler**. (Remember to switch to **Physical view** and make Pin Shapes visible) (10%)



8. What is your strategy for floorplanning (especially for placing the SRAMs)? What is the reason behind it? (10%)

In my design, I use **eight 256x8 SRAMs**. To ensure a sufficient power supply for hard macros and reserve core center for standard cell placement, SRAMs are placed at the boundary of the core. Moreover, I equally divide eight SRAMs into four corners. This balanced placement of hard macros possibly reduce congestion and easily achieve timing closure requirement. Last but not least, I reserve additional spaces between adjacent SRAMs. These sparse regions enable a more flexible routing between hard macros and standard cells.