# National Tsing Hua University Department of Electrical Engineering EE429200 IC Design Laboratory, Fall 2022

Homework Assignment #3.1 (1%)
Logic Synthesis for ROP3
Assigned on Oct 20, 2022
Due by Nov 03, 2022

#### **Assignment Description**

In HW1, you've implemented the ROP3 function using different methods. Now you are going to **synthesize** this design using **Design Compiler** and examine the synthesis result.

#### I. Synthesize rop3\_smart.v and rop3\_lut256.v

Do logic synthesis on the verilog RTLs (rop3\_smart.v and rop3\_lut256.v) you implemented in homework 1. You can use the tcl-scripts you wrote in lab 6 to run the **Design Compiler**. Remember that some settings should be changed (e.x. top design name, RTLs file name). Synthesize both your designs with clock period = 2.0ns for fair comparison and record the performance result under report/.

• Important: Before synthesis, modify the default parameter setting from N=8 to N=32 in both files! (Use bit-length 32 to synthesize rop3\_smart.v and rop3\_lut256.v)

### **II.** Performance Comparison

Please compare the synthesis result of both designs, including timing, area and power, and summarize your observation in **ReadMe.txt**.

## **Deliverable**

Directory	Filename	Description
HW3.1_{student_ID}/hdl/	rop3_smart.v	HW1 module
HW3.1_{student_ID}/hdl/	rop3_lut256.v	HW1 module
HW3.1_{student_ID}/hdl/	spyglass_smart.rpt	Spyglass report
HW3.1_{student_ID}/hdl/	spyglass_ lut256.rpt	Spyglass report
HW3.1_{student_ID} /report_smart/	report_area_rop3_smart.out	Area report
HW3.1_{student_ID} /report_smart/	report_time_rop3_smart.out	Timing report
HW3.1_{student_ID} /report_smart/	report_power_rop3_smart.out	Power report
HW3.1_{student_ID} /report_lut256/	report_area_rop3_lut256.out	Area report
HW3.1_{student_ID} /report_lut256/	report_time_rop3_lut256.out	Timing report
HW3.1_{student_ID} /report_lut256/	report_power_rop3_lut256.out	Power report
HW3.1_{student_ID}/	ReadMe.txt	Your discovery and summary

## Note:

If your student\_ID is 123456789, HW3.1\_{student\_ID} denotes HW3.1\_123456789.

Compress your whole folder HW3.1\_{student\_ID} into HW3.1\_{student\_ID}.zip and submit to eeclass