

MASON MILLER

✉ masonmil@umich.edu  [@masonmil](#)  [@masonmill](#)

Education

University of Michigan

Ann Arbor, MI

Bachelor of Science in Computer Science

August 2022 - May 2026

- **GPA:** 3.88/4.00 | **Awards:** James B. Angell Scholar, William J. Branstrom Prize, University Honors, Regent's Scholar
- **Relevant Courses:** Data Structures & Algorithms, Operating Systems, Computer Architecture, Web Systems, Computer Science Theory, Intro to Computer Architecture, Discrete Math, Probability Theory, Linear Algebra

Technical Skills

Languages: C, C++, Python3, ARM, RISC-V, SystemVerilog, Bash

Technologies: Linux, Vim, Git, GDB, LLDB, Mercurial, QEMU, perf, Valgrind, Make, CMake

Experience

Apple

Cupertino, CA

Software Engineer Intern

May 2025 - Present

- CoreOS intern developing storage technologies as part of the storage device drivers team.

Qumulo

Seattle, WA

Software Engineer Intern

January 2025 - April 2025

- Single-node cloud clusters, file system index metrics, and distributed key-value store upgrade.

Ordered Systems Lab

University of Michigan

Research Assistant

May 2024 - December 2024

- Wrote a program in C leveraging the liburing API to asynchronously read a file on Linux with io_uring.
- Configured Meta's RocksDB on a Debian Linux VM using QEMU, integrating Meta's folly library for advanced C++20 features, including coroutines and asynchronous I/O. Evaluated seek and scan operations using RocksDB db_bench.
- Conducted a comparative analysis of asynchronous I/O libraries, including liburing and libaio.

Departmental Computing Organization

University of Michigan

Computer Consultant

June 2022 - September 2022

- Helped manage IT infrastructure for lab machines and two server rooms. Configured Windows 10/11, macOS, and Linux systems. Implemented network solutions using Active Directory and DNS. Provided technical support and maintained security across diverse environments. Developed skills in system administration and network management.

Projects

Out-of-Order RISC-V Processor

- Architected a RISC-V processor using SystemVerilog featuring N-way superscalar out-of-order execution, early tag broadcast, early branch resolution, fast branch recovery, Gshare prediction, branch target buffer, non-blocking data cache, store-load forwarding, and instruction prefetching.
- Developed RTL and verification testbenches to validate system performance.

Thread Library

- Developed a kernel-level C++ thread library on UNIX, managing CPU booting, thread life cycle, and scheduling for multiple CPUs. Implemented synchronization primitives like spin-locks, mutexes, and condition variables using advanced UNIX context management techniques.

Virtual Memory Pager

- Designed and implemented a virtual memory pager supporting multiple processes with swap-backed and file-backed memory pages, akin to UNIX mmap. Handled process creation, page faults, memory management unit (MMU) bits, process forking, and destruction with copy-on-write optimization.

Multi-threaded Network File Server

- Built a concurrent, crash-consistent network file server, supporting multiple users with nested files and directories. Ensured crash consistency using committing writes, and optimized concurrency with Boost threads and reader-writer locks. Implemented network communication using POSIX sockets for client-server interactions.

Other

Interests: Machine Learning Systems, Research, Rock Climbing, Drum Set, Korean Language and Ensemble, Ethics