

North South University
Department of Electrical & Computer Engineering
LAB REPORT

Course Name: **CSE231L**

Experiment No: 03

Experiment Name: **Combinational Logic Design**

Experiment Date: 24 November 2020

Report Submission Date: 28 November 2020

Section: 05

Student Name: Md. Masruf Jaman

Score

Student ID: 1813625642

Remarks:

LAB-03: Combinational Logic Design

Objectives:

1. To familiarized with the analysis of combinational logic networks.
2. To learn the implementation of networks using the two canonical forms.

Apparatus:

- 1 x IC 4073 Triple 3-input AND gates
- 2 x IC 4075 Triple 3-input OR gates
- 1 x IC 7404 Hex Inverters (NOT gates)

Theory:

Combinational logic design: A combinational circuit consists of logic gates whose outputs at any time are determined by the current input values, i.e., it has no memory elements. The combinational logic design can be done using two methods such as a sum of products and a product of sums. Combinational logic circuits are generally designed by connecting together or combining the basic logic gates.

Combinational logic gates react to the values of the signals at their inputs and produce the value of the output signal, transforming binary information from the given input data to a required output data.



Canonical forms: In Boolean algebra, Boolean function can be expressed as Canonical Disjunctive Normal Form known as min term and some are expressed as Canonical Conjunctive Normal Form known as max term.

In Min term, we look for the functions where the output results in “1” while in Maxterm we look for function where the output results in “0”. We perform Sum of min term also known as Sum of products (SOP). We perform Product of Maxterm also known as Product of sum (POS).

Boolean functions expressed as a sum of min terms or product of maxterms are said to be in canonical form.

Min terms and Max terms: Min terms are AND terms with every variable present in either true or complemented form.


Max terms are OR terms with every variable in true or complemented form.

Truth table of Min terms and Max terms:


			<i>Minterms</i>	<i>Maxterms</i>
<i>X</i>	<i>Y</i>	<i>Z</i>	<i>Product Terms</i>	<i>Sum Terms</i>
0	0	0	$m_0 = \bar{X} \cdot \bar{Y} \cdot \bar{Z} = \min(\bar{X}, \bar{Y}, \bar{Z})$	$M_0 = X + Y + Z = \max(X, Y, Z)$
0	0	1	$m_1 = \bar{X} \cdot \bar{Y} \cdot Z = \min(\bar{X}, \bar{Y}, Z)$	$M_1 = X + Y + \bar{Z} = \max(X, Y, \bar{Z})$
0	1	0	$m_2 = \bar{X} \cdot Y \cdot \bar{Z} = \min(\bar{X}, Y, \bar{Z})$	$M_2 = X + \bar{Y} + Z = \max(X, \bar{Y}, Z)$
0	1	1	$m_3 = \bar{X} \cdot Y \cdot Z = \min(\bar{X}, Y, Z)$	$M_3 = X + \bar{Y} + \bar{Z} = \max(X, \bar{Y}, \bar{Z})$
1	0	0	$m_4 = X \cdot \bar{Y} \cdot \bar{Z} = \min(X, \bar{Y}, \bar{Z})$	$M_4 = \bar{X} + Y + Z = \max(\bar{X}, Y, Z)$
1	0	1	$m_5 = X \cdot \bar{Y} \cdot Z = \min(X, \bar{Y}, Z)$	$M_5 = \bar{X} + Y + \bar{Z} = \max(\bar{X}, Y, \bar{Z})$
1	1	0	$m_6 = X \cdot Y \cdot \bar{Z} = \min(X, Y, \bar{Z})$	$M_6 = \bar{X} + \bar{Y} + Z = \max(\bar{X}, \bar{Y}, Z)$
1	1	1	$m_7 = X \cdot Y \cdot Z = \min(X, Y, Z)$	$M_7 = \bar{X} + \bar{Y} + \bar{Z} = \max(\bar{X}, \bar{Y}, \bar{Z})$

Circuit Diagram:

IC diagram for the 1st canonical form of the circuit.



Simulation of the circuit for the 2nd canonical form.



Data Table:

Table 1: Truth table to a combinational circuit

Input Reference	A B C	F	Min term	Max term
0	0 0 0	0		$A+B+C$
1	0 0 1	1	$A'.B'.C$	
2	0 1 0	1	$A'.B.C'$	
3	0 1 1	0		$A+B'+C'$
4	1 0 0	0		$A'+B+C$
5	1 0 1	0		$A'+B+C'$
6	1 1 0	1	$A.B.C'$	
7	1 1 1	0		$A'+B'+C'$

Table 2: 1st and 2nd canonical forms of the combinational circuit of table 1.

	Shorthand Notation	Function
1 st Canonical form	$F = \sum(1, 2, 6)$	$F = (A'.B'.C) + (A'.B.C') + (A.B.C')$
2 nd Canonical form	$F = \prod(0, 3, 4, 5, 7)$	$F = (A+B+C).(A+B'+C').(A'+B+C).(A'+B+C').(A'+B'+C')$

Discussion: First of all, we discussed some basic theories of combinational logic design, **Canonical Form**, and **Min terms**, **Max terms**. We learn how to express the Min terms & Max terms.

Second, we fill up the minterm and max terms of the truth table of a combinational circuit that was given value in the lab manual. Then, we build **two** Canonical forms (1st on for Min term & 2nd on for Max term) according to the truth table. After made the truth table, we go to Logisim and build the two IC diagram (1st & 2nd Canonical forms) using IC 4073 Triple 3-input AND gates, IC 4075 Triple 3-input OR gates, and IC 7404 Hex Inverters (NOT gates).

At last, we implement the two canonical functions using gates. We match the truth table for all the functions.