

#### PH.D. STUDENT · COMPUTER ENGINEERIN

Raleigh, NC - 27606

🗷 amgajjar@ncsu.edu | 💣 www.architgajjar.com | 🛅 ArchitGajjar | 📂 ArchitGajjar

# **Education**

### North Carolina State University (NCSU)

Raleigh, NC

Ph.D. - COMPUTER ENGINEERING Advisor: Paul Franzon, Ph.D.

Aug. 2019 - May 2024

**University of Houston - Clear Lake (UHCL)** 

Houston, TX

M.S. - Computer Engineering Advisor: Xiaokun Yang, Ph.D. Jan. 2017 - May 2019

Dhirubhai Ambani Institute of Information and Communication Technology (DAIICT)

Gujarat, India

B.Tech. - Information and Communication Technology

July 2012 - Dec. 2016

Advisor: Biswajit Mishra, Ph.D.

# Experience \_\_\_\_

### **Graduate Teaching & Research Assistant**

Raleigh, NC

NC STATE UNIVERSITY

Aug. 2019 - Present

- Assisted a class of 104 students with ModelSim and Verilog including grading
- · Helped students debugging circuits and with WaveForms

### **Graduate Teaching Fellow & Research Assistant**

Houston, TX

**UHCL** 

Jan. 2019 - May 2019

- Instructed a course Lab of Computer Architecture consisting 40 undergraduate students
- Designed labs in Xilinx Vivado Design Suite using VHDL

### **Graduate Teaching & Research Assistant**

Houston, TX

UHCL

Aug. 2017 - Dec. 2018

- Handled Lab for Electronics & Lab for Computer Architecture consisting 50 undergraduate students
- · Assisted graduate students in Advanced Digital System Design course utilizing ModelSim, Verilog and Xilinx ISE

### **System Developer Intern**

Gujarat, India

INWEON IT INNOVATIONS PVT. LTD.

May 2015 - Oct. 2015

- Formulated a program to find the length of rice grains from provided image using C++ and OpenCV
- · Integrated the same environment on Raspberry pi micro-controller to perform the code remotely

### **Summer Research Intern**

Gujarat, India

DALICT

May 2015 - July 2015

 Explored optimization techniques for performance, area, and power consumption using Cadence Encounter and tickle files on a couple of micro-controllers' open-source RTL (MSP430 & OR1200)

# Skills

**Programming** Python, Verilog, VHDL, Matlab, C, LaTeX

Tools Keil, LTSpice, OpenCV, Vim, NI Multisim, ModelSim, Xilinx ISE, Xilinx Vivado, Synopsys Design Vision

Hardware Arduino, Raspberry Pi, Beagle Bone Black, FPGA (Basys 3, Nexys 4)

Familiar C++, HTML, SystemVerilog, Assembly, WaveForms

# **Publications**

- H. Koc, A. Gajjar, S. Graham, "Static Charging Scheduling of Electric Vehicles at Private Station," 10th IEEE Annual Information Technology, Electronics and Mobile Communication Conference (IEMCON), pp. 0237-0240, Vancouver, BC, Canada, 2019
- K. Vaca, A. Gajjar, X. Yang, "Real-Time Automatic Music Transcription (AMT) with Zync FPGA," IEEE Computer Society Annual Symposium on VLSI (ISVLSI), Student Forum, pp. 378-384, Miami, FL, USA, 2019 (Acceptance Rate: 17%)

- A. Gajjar, X. Yang, H. Koc, et al., "Mesh-IoT Based System For Large-Scale Environment," 5th Annual Conf. on Computational Science & Computational Intelligence (CSCI2018), pp. 1019-1023, Las Vegas, NV, USA, 2018 (Acceptance Rate: 23%)
- X. Yang, L. Wu, A. Gajjar, et al., "A Vision of Fog Systems with Integrating FPGAs and BLE Mesh Network," Journal of Communications (JCM), (ISSN: 1796-2021), Vol. 14, No. 3, pp. 210-215, 2019
- A. Gajjar, X. Yang, et al., "An FPGA Synthesis of Face Detection Algorithm using HAAR Classifiers," Intl. Conference on Algorithms, Computing, and Systems (ICACS2018), PP.133-137, Beijing, China, 2018
- Y. Zhang, X. Yang, **A. Gajjar**, et al., "Exploring Slice-Energy Saving on An Video Processing FPGA Platform with Approximate Computing," Intl. Conference on Algorithms, Computing, and Systems (ICACS2018), PP.138-143, Beijing, China, 2018
- Y. Zhang, X. Yang, A. Gajjar, et al., "Hierarchical Synthesis of Approximate Multiplier Design for Field-Programmable Gate Arrays (FPGA)-CSRmesh System," Intl. Journal of Compt. Applications (IJCA), Vol. 180, No. 17 PP. 1-7, Feb. 2018
- A. Gajjar, Y. Zhang, X. Yang, "Demo Abstract: A Smart Building System Integrated with An Edge Computing Algorithm and IoT Mesh Networks,"
  The Second ACM/IEEE Symposium on Edge Computing (SEC2017), Article No. 35, Oct. 2017

## **Presentation**

- A. Gajjar, "IoT-Edge-Server Based Embedded System For Wide-Range Habitats," Student's Day, IEEE Student Branch, UHCL, April 2019
- A. Gajjar, X. Yang, et al., "Mesh-IoT Based Smart and Secure Monitoring System for Wide-Range Territory," IEEE Innovation and Automation Conference, Gilruth Center, NASA, Houston, November 2018
- X. Yang, A. Gajjar, Y. Zhang, et al., "Learning-on-Chip: Facial Detection with Approximations of FPGA Computing," Houston Robotics and AI Day, UHCL, August 2018
- A. Gajjar, X. Yang, "Poster presentation A Wide Area IoT Mesh Network With Edge Computing," IEEE Innovation and Automation Conference, Gilruth Center, NASA, Houston, October 2018
- A. Gajjar, X. Yang, "Poster presentation A Smart Home/Building System Integrated with An Edge Computing Algorithm and CSRmesh Networks," Houston Robotics and Al Day, UHCL, July 2017

# Reviewer\_

### CONFERENCE

- Proceedings of the 3rd International Conference on Computer Science and Application Engineering (CSAE 2019)
- 7th International Conference on Computer and Communications Management (ICCCM 2019)
- 9th International Workshop on Computer Science and Engineering (WCSE 2019)

# **Service To Profession**

- Secretary, Executive Officer, IEEE SB UHCL, 2018-2019
- Orientation Leader, International Student Orientation, UHCL, 2017-2018
- Mentor, I'Fest, IEEE SB DAIICT, 2015-2016
- Volunteer, TENSYMP'15, Region 10 IEEE International Conference, India, 2015
- Event Coordinator, I'Fest, IEEE SB DAIICT, 2015
- Leader, Special Interest Group on Microcontrollers, IEEE SB DA-IICT, 2014
- Teaching Assistant, Workshop on Embedded System and Arduino, PDPU, India, 2013

# Academic Projects \_\_\_\_\_

### Input Gate g(t) of LSTM

NCSU

Aug. 2019 - Dec. 2019

Course Project  $\mid$  ASIC & FPGA Design With Verilog

- Designed and synthesized hardware for input gate g(t) of LSTM employing Verilog HDL
- Simulated the design using ModelSim as well as verification for the design's functionality
- · Improved the design by exploiting a parallelized pipelining architecture in order to minimize timing and area
- Optimized design with Synopsys' Design Vision

#### **RGB to Gray Scale Converter**

FINAL YEAR PROJECT

UHCL

COURSE PROJECT | ADVANCED DIGITAL SYSTEM DESIGN

Aug. 2017 - Dec. 2017

- Designed 8-bit (each) RBG to gray scale converter finite state machine design (FSMD)
- Transferred FSMD into RTL utilizing Verilog and ModelSim, and analyzed accuracy and power on Xilinx ISE
- Researched approximate design trade-off techniques on the design

### **Low Cost Security System using Off the Shelf Components**

**DAIICT** 

Jan. 2016 - Apr. 2016

- Devised a security system capturing motion sensor-triggered image of an intruder and informing to the designated person using SMTP protocol on a Beagle Bone Black
- Engineered product was almost 50% cost-effective compared to indistinguishable products in the commercial market

Surveillance Bot DAICT

COURSE PROJECT | EMBEDDED HARDWARE DESIGN

Jan. 2015 - Apr. 2015

• Developed a manually controlled surveillance robot on Beagle Bone Black transmitting a live video stream

# Honors & Awards

- Outstanding Computer Engineering Graduate Student Award, UHCL, 2019
- Research Scholarship Award (\$1300), Dr. Ted Leibfried Legacy, UHCL, July 2018 (2/100 Students)
- Graduate Student Ambassador, College of Science & Engineering, UHCL, 2018 (2 Students out of CENG Program)
- Member, Phi Kappa Phi Honor Society, UHCL, April 2018 (Invited)
- Research/Teaching Assistant Scholarship, UHCL, 2017-2018
- Student Travel Grant Aware (\$800), National Science Foundation, SEC2017, October 2017
- Leadership Honor, Omicron Delta Kappa (ODK), Hilary Jo Karp Circle Honor Society, November 2017