
Overview of Computers


Instructor – Dr. Shiv Ram Dubey

Memory

Storage/Memory

- What ?
- Why ?


Primary storage




Secondary storage




Off-line storage



Tertiary storage



Typical Levels in a Hierarchical Memory



RAM (Random Access Memory)

- DRAM – Dynamic RAM
- SRAM – Static RAM

DRAM

DRAM

- Main Memory (generally called as RAM)



DRAM / Main Memory

- Type of random access semiconductor memory
- Stores each bit of data in a separate tiny capacitor within an integrated circuit
- The capacitor can
 - either be charged (representing 1)
 - or discharged (representing 0)

DRAM / Main Memory

- The electric charge on the capacitors slowly leaks off
- DRAM requires an external memory refresh circuit (i.e., dynamic)
- DRAM consumes relatively more power

DRAM / Main Memory

- A DRAM cell consists of one capacitor and one transistor
- The transistor is used to access the capacitance
- DRAM is volatile memory

SRAM

SRAM

- Cache Memory (inside CPU)



SRAM / Cache Memory

- Type of random access semiconductor memory
- Uses bistable latching circuitry (flip-flop) to store each bit
- Requires 4-6 transistors in each SRAM cell
- No need of periodically refresh like DRAM

SRAM / Cache Memory

- SRAM is faster and more expensive than DRAM
- Volatile memory
- Low power consumption
- Less storage

L1 Cache Memory

- The L1 cache is built using larger transistors and wider metal tracks.
- Thus, trading off space and power for speed.
- The higher level caches (L2 and L3) are more tightly packed and use smaller transistors.

L1, L2 and L3 Cache Memory

- Speed $L1 > L2 > L3$
- Transistor size $L1 > L2 > L3$
- Metal area $L1 > L2 > L3$
- Cost per bit $L1 > L2 > L3$
- Memory size $L1 < L2 < L3$

Why Random Access?

Why Random Access?






Illustration of the write operation



- ① Address code 101 is placed on the address bus and address 5 is selected.
- ② Data byte is placed on the data bus.
- ③ Write command causes the data byte to be stored in address 5, replacing previous data.

Illustration of the read operation



- ① Address code 011 is placed on the address bus and address 3 is selected.
- ② Read command is applied.
- ③ The contents of address 3 is placed on the data bus and shifted into data register. The contents of address 3 is not destroyed by the read operation.

ROM (Read Only Memory)

ROM (Read Only Memory)

- A type of memory where data can be stored permanently or semi permanently.
- Data can be read from a ROM, but there is no write operation as in RAM.
- The ROM is also a random access memory.
- Used for hardcoding the program such as BIOS, etc.

CPU Registers

CPU Registers

- Usually implemented as flip-flops
- Very fast and versatile
- Much larger and more expensive per bit than main memory
- Usually, the register cell is a 4-transistor SRAM cell



Hard Drives




Hard Drives



Hard Drives



Hard Drives



Hard Drives

- Consists of circular "plate" of magnetic material called a platter
- The platters are
 - disks made from a hard material such as glass, ceramic, or aluminum
 - coated with a thin layer of metal that can be magnetized or demagnetized

Hard Drives

- The platter is divided into billions of tiny areas
- Each one of those areas can be independently
 - magnetized (to store a 1) or
 - demagnetized (to store a 0).

Access Time for a Disk

2. Disk rotation until the desired sector arrives under the head:
Rotational latency (0-10s ms)

3. Disk rotation until sector has passed under the head:
Data transfer time ($< 1 \text{ ms}$)

1. Head movement from current position to desired cylinder:
Seek time (0-10s ms)

