

Project 2

Design a Deep Submicron NMOS

12/06/2023

David Li

1006940134

The Edward S. Rogers Sr. Department of Electrical & Computer Engineering
University of Toronto

1 Introduction

The 65nm CMOS transistor is a state-of-the-art technology that transformed semiconductor manufacturing. The 65nm CMOS transistor device is categorized as Low Power (LP), High Speed (HS), and General Purpose (G) in order to cover the entire foundry application space with diverse performance and power requirements [1]. Compared to 90nm CMOS transistors, this technology offers 1.3 times faster speed, two times higher density, and 0.6 times lower power [4]. The transistor's intrinsic CViI index and gate length (L_g) are decreased by 20 percent compared to the 90nm node so as to satisfy the AC performance requirement in all three application segments of this 65nm CMOS transistor [1]. The 65nm node transcends its size, making it appropriate for various applications, from consumer electronics to telecommunications [5].

2 Background Reading and Getting Started

Extension doping is a method used to finely control the doping levels in a transistor's drain and source extension areas. The extension sides are found near the channel of transistors. Extension doping modulates the threshold voltage of a transistor, which is vital in controlling its ON/OFF behaviour [6]. Doping the extension areas of a transistor enables precise tuning of its performance, especially its threshold voltage. In the case of the 65nm-node CMOS transistor, extension doping helps the device achieve optimal short-channel control and mitigate problems like drain-induced barrier lowering (DIBL) [1]. Halo doping entails introducing dopant ions into the substrate near the drain and source regions but deeper than the extension regions [6]. The purpose of this technique is to control the charge distribution in the channel region. As a result, halo doping controls the threshold voltage of the transistor and improves its short-channel behaviour. This technique assists in addressing issues associated with sub-threshold swing and threshold voltage roll-off, which results in improved transistor performance. A spacer contains dielectric material and is incorporated in transistor fabrication to regulate the lateral diffusion of dopants during the ion implantation process [6]. In a CMOS transistor, spacers are installed on the sidewalls of the gate structure. Their function is to define the channel length and inhibit excessive lateral diffusion of dopants into the channel region [7].

(i) extension doping: The function of extension doping is to push out N-wells to form source and drain regions.

(ii) halo doping: The halo doping is to suppress the short channel effect, and the shallow junction formed helps to reduce the channel leakage current effect between the source and the drain.

(iii) spacer: In order to prevent a large dose of source-drain injection from being too close to the channel and resulting in the channel being too short or even source-drain connection, side walls (spacers) are formed on both sides of the polysilicon gate after CMOS LDD injection forms pocket doping.




Fig. 1 2D doping concentration of the default transistor

Table 1 Acronyms Definition

Acronyms	LP	G	HS	IO	LVT/HVT
meaning	Low Power	General Purpose	High Speed	Input/Output	Low/High-voltage Threshold

A low I_{off} means that the leakage current is low when the device is turned off, indicating that the device can be turned off quickly, so the device can be suitable for high-speed applications. High I_{on} means that the on-resistance is small when turned on, indicating low heat, and this transistor is suitable for desktop applications such as cpus and Gpus. According to Table 2, it is the case for both nMos and pMos that the I_{off} is low and I_{on} is very high.

Table 2 Device Option for 65nm Technology [1]

TSMC Process W=1 μ m	LP		G		HS		IO	
Device	STD	HVT	STD	HVT	LVT	STD		
V _{dd} (V)	1.2		1.0		1.0		1.8	2.5
EOT (nm)	1.95		1.4		1.2		28	~53
L _{poly} (nm)	55		45		<40		145	265
nMOS I _{off} (nA/ μ m)	0.2	0.01	26	4	400	80	<5p	<1f
I _{on} (μ A/ μ m)	570	445	795	665	1130	1010	660	580
pMOS I _{off} (nA/ μ m)	0.2	0.01	26	4	400	80	<5p	<1f
I _{on} (μ A/ μ m)	263	190	340	282	>540	>475	300	290
Ring Target (ps)	<11.5	<14.5	<6.7	<8	<5	<5.5	<23	<32

3 Design and Results

I_{off} is I_d at V_{ds} = V_{dd} and V_{gs} = 0V. I_{on} is I_{d,sat} at V_{ds} = V_{gs} = V_{dd}. In the requirement V_{dd}=1v, we revise V_{gmin} to 0v and V_{gmax} to 1v so it is 2 different voltage values. The original structure has a I_{on} of around 500 μ A/ μ m and the I_{off} is greater than 35 nA/ μ m, achieving around 200 nA/ μ m. Therefore we want to increase the I_{on} current and decrease the I_{off} current.

SDE				SDEVICE				
sde				IdVd				
	Type	Igate		Vgmin	Vgmax	NVg	IdVd	
1	[n1]: -- [n2]: nMOS [n3]: 0.045		[n12]: --	[n13]: 0	[n14]: 1	[n15]: 2	[n16]: 1	

Fig. 2 SWB capture

Table 3 Sde structural modification and summarized transistor specifications

Item	X _{jext}	Tox	halo doping	sub doping	extension doping
Before	0.026 μ m	1.4 nm	$1.5 \times 10^{18} \text{ cm}^{-3}$	$1 \times 10^{17} \text{ cm}^{-3}$	$1 \times 10^{19} \text{ cm}^{-3}$
After	0.036 μ m	1nm	$3 \times 10^{18} \text{ cm}^{-3}$	$1 \times 10^{16} \text{ cm}^{-3}$	$3 \times 10^{19} \text{ cm}^{-3}$




Fig. 3 2D doping density profile with parameter labeling and enlarged channel region

First, decreasing the substrate doping concentration and increasing the halo concentration can effectively reduce I_{off} , but at the same time decreasing the substrate doping concentration and increasing the halo concentration can reduce I_{on} . Therefore, let I_{off} reach a reasonable value, and then take external measures to make I_{on} meet the conditions. Therefore, the halo concentration was increased from $1.5 \times 10^{18} \text{ cm}^{-3}$ to $3 \times 10^{18} \text{ cm}^{-3}$, so that the I_{off} reached the target value of 25 nA/um . In addition, the sub concentration can not be too high, too high will lead to the PN junction formed by the leak-substrate is prone to Zener breakdown in the reverse bias, which will lead to an increase in I_{off} , so it is necessary to reduce a little substrate concentration, sub doping from $1 \times 10^{17} \text{ cm}^{-3}$ to $1 \times 10^{16} \text{ cm}^{-3}$.

Second, in order to increase the saturation current (I_{on}), the following measures can be taken to increase the saturation current. Increasing the extension depth and concentration can shorten the channel length. Reducing the channel length can make the channel easier to invert, so a higher channel electron concentration can be obtained, and eventually an I_{on} can be increased. Or reducing the thickness of the oxide layer can also make the channel easier to invert, and ultimately increase the saturation current. In short, making the channel easier to invert can increase the saturation current. Therefore, the measures taken are as follows: X_{jext} changed from $0.026 \mu\text{m}$ to $0.036 \mu\text{m}$, T_{ox} changed from 1.4 nm to 1 nm , extension doping changed from $1 \times 10^{19} \text{ cm}^{-3}$ to $3 \times 10^{19} \text{ cm}^{-3}$.




Fig. 4 Achieved I_d - V_{ds} characteristic curve for the nMOS structure

In addition, the plot for I_d vs. V_{gs} where $0 < V_{gs} < V_{dd}$ (V_{dd} is the supply voltage) for $V_{ds} = 50 \text{ mV}$ (low drain voltage, linear regime) & $V_{ds} = V_{dd}$ (saturation regime) are given and after running the simulation, the result is shown below.




Fig. 5 Transfer characteristic curve when $V_{ds} = 50 \text{ mV}$, transfer characteristic curve when $V_{ds} = V_{dd}$

The subthreshold swing (SSsat) after running the simulation is 79.349 mV/dec, which corresponds to a subthreshold swing below 100 mV/dec mentioned in the paper. The linear threshold voltage and saturation threshold voltage for our design are shown below, which also aligns with the values in the TSMC paper with a 45nm gate length.

Table 4 Linear threshold voltage and saturation threshold voltage

Variable Values										
	PlotIdVd	Vtgm	VtLin	IdLin	SSlin	gmLin	IdSat	Ioff	VtSat	SSsat
d	[n17]: --	0.275	0.238	7.490e-05	80.379	2.313e-04	7.422e-04	2.403e-08	0.162	79.349
1										




Fig. 6 V_t roll-off of G and LP technology (V_{tlin} is solid red star)

Regarding DIBL, taking an n-channel MOSFET as an example, two back-to-back diodes are formed in the N-source region and the N-drain region. V_{ds} is inversely biased to drain PN. For long channel MOSFETs, the V_{ds} falls almost entirely to the drain PN junction and does not affect the source PN junction. However, in a short-channel MOSFET, because the channel length is very short, part of the power line originating in the drain zone will end in the source zone through the channel, thus reducing the barrier height between the source and drain zone. This phenomenon is called the drain-induced barrier lowering, or DIBL effect. The shorter the channel length L , the greater the drain-source voltage V , and the more the barrier height is lowered. When the barrier height between the source and drain is reduced, it is equivalent to the positive bias of the source PN junction, and electrons are injected into the channel from the source zone, thus increasing the drain current.




Fig. 7 DIBL=0.3eV in simulation




Fig. 8 Id vs Vds for $V_{gs} = 0.2, 0.4, 0.6, 0.8,$ and $1.0V$ for $0 \leq V_{ds} \leq V_{dd}$ forward output characteristic curve

The ideal square law dependence of the ideal MOSFET states that the drain-source current (I_{ds}) is proportional to the square of the effective gate voltage ($V_{gs} - V_{th}$).

$$I_{ds} = \frac{1}{2} \mu_n C_{ox} \frac{W}{L} (V_{gs} - V_{th})^2 \quad (1)$$

In an ideal square law model, for a given V_{gs} above the threshold voltage, the drain current I_{ds} would increase quadratically with V_{gs} in the saturation region. The plot we got from the simulation ideally shows this quadratic relationship in the saturation region.

From the saturation region onwards, ideally, the current would remain constant as V_{ds} increases, indicating that the device has entered the saturation region and the current is now only a function of V_{gs} . However, in real MOSFETs, the drain current continues to increase slightly due to channel length modulation, which is not accounted for in the basic square law model.

In the plot we generated, as V_{gs} increases, the drain current also increases, which is different from what the ideal square law expected. The onset of saturation can be observed when the curves start to flatten, indicating the transition from the triode to the saturation region.




Fig. 9 I_{off}




Fig. 10 I_{on}


Family Tree								
								
	Type	lgate	dop.sub	D.ex	dop.ex	D.halo	dop.halo	D.SD
--	nMOS	0.045	3e17	0.026	1e19	0.07	4e18	0.05

Fig. 11 SWB Capture

In terms of a LP HVT nMos design, the substrate doping was increased to set at 3e17, a level that helps in managing threshold voltage and suppressing leakage currents. The extension doping concentration of 1e19 and the extension depth was both maintained at 0.026 μm . Additionally, the halo doping profile with a depth of 0.07 μm and a concentration of 4e18. Overall, the design achieves the target Ioff of $\leq 0.01 \text{ nA}/\mu\text{m}$ and Ion of $\geq 250 \mu\text{A}/\mu\text{m}$ at a Vdd of 1.2V, not meeting the goal of Ion of $\geq 445 \mu\text{A}/\mu\text{m}$.

References

- [1] S. K. H. Fung et al., "65nm CMOS high speed, general purpose and low power transistor technology for high volume foundry application," 2004 Symposium on VLSI Technology.
- [2] P. B. Y. Tan, A. V. Kordesch, O. Sidek, "Layout Dependence Effect on High Speed CMOS Transistor Leakage Current."
- [3] A. Pouydebasque, M. Muller, F. Boeuf, D. Lenoble, F. Lallemand, A. Grouillet, A. Halimaoui, R. El Farhane, D. Delille, T. Skotnicki, "Improved Vt and Ioff Characteristics of NMOS Transistors Featuring Ultra-Shallow Junctions Obtained by Plasma Doping (PLAD)."
- [4] E. Sicard and S. M. Aziz, Introducing 65 nm technology in Microwind3, vol. al-03324309, pp. 1–20, 2011. doi:<https://hal.science/hal-03324309>
- [5] Wikipedia, "65 nm process," Wikipedia, https://en.wikipedia.org/wiki/65nm_process
- [6] S. Zhao et al., "Transistor optimization for leakage power management in a 65 nm CMOS technology for wireless and mobile applications," Digest of Technical Papers. 2004 Symposium on VLSI Technology, 2004.

- [7] K. Cheng et al., “Improved air spacer for highly scaled CMOS technology,” IEEE Transactions on Electron Devices, vol. 67, no. 12, pp. 5355–5361, 2020. doi:10.1109/ted.2020.3031878