
Chapter 4

Combinational Logic

Contents

- 4-1 Introduction
- 4-2 Combinational Circuits
- 4-3 Analysis Procedure
- 4-4 Design Procedure
- 4-5 Binary Adder-Subtractor
- 4-6 Decimal Adder
- 4-7 Binary Multiplier
- 4-8 Magnitude Comparator
- 4-9 Decoder
- 4-10 Encoder
- 4-11 Multiplexers
- 4-12~4.15 HDL Models of Combinational Circuits




4-1 Introduction

- Logical circuits for digital systems:
 - Combinational ckts
 - Sequential ckts (Ch5, 6, 8)
- Combinational ckts: logic gates
 - Their outputs at any time are determined from only the present inputs. (No feedback paths or memory elements.)
 - Performs operations that can be specified logically by a set of Boolean functions.
- Sequential ckts: logic gates + storage elements
 - Their outputs are a function of the present inputs and the state of the storage elements.
 - > The state of storage elements is a function of previous inputs.
 - The ckt behavior must be specified by a time sequence of inputs and internal states.

4-2 Combinational Circuits

Combinational ckt: logic gates

n input variables $\rightarrow 2^n$ possible binary input combinations



- It outputs at any time are determined from the present inputs. (no feedback paths or memory elements)
- can be specified with
 - i. a truth table:
 - > lists the output values for each combination of input variables
 - ii. *m* Boolean functions, one for each output variable
 - > Each output function is expressed in terms of the input variables.

4-3 Analysis Procedure

Analysis:

```
Logic diagram → Output Boolean functions,
a truth table, or
a verbal explanation of the ckt operation
```

* Make sure that the given ckt is combinational. (not seq.)

Logic diagram → Output Boolean functions


Procedure:

- 1. Label all gate outputs that are a function of input variables w/ arbitrary symbols.
 - Determine the Boolean function for each gate output.
- 2. Label the gates that are a function of input variables and previously labeled gates w/ other arbitrary symbols. Find the Boolean functions for these gates.
- 3. Repeat step 2 until the outputs of the ckt are obtained in terms of input variables.
- 4. By repeated substitution of previously defined functions, obtain the output Boolean functions in terms of input variables.

Example

Analyze the following logic diagram:

3 inputs: A, B, C; 2 outputs: F_1 , F_2




Logic diagram → Truth table

Procedure:

- Logic diagram → Output Boolean functions
 - \rightarrow Truth table
- Logic diagram → Truth table
 - 1. Determine the # of input variables in the ckt. For n inputs, form the 2^n possible input combinations and list the binary numbers from 0 to $2^n - 1$ in a table.
 - 2. Label the outputs of selected gates w/ arbitrary symbols.
 - 3. Obtain the truth table for the outputs of those gates that are a function of the input variables only.
 - 4. Proceed to obtain the truth table for the outputs of those gates that are a function of previously defined values until the columns for all outputs are determined.







J.J. Shann 4-10

4-4 Design Procedure

Design:

Specification of the problem

→ Logic ckt diagram or

a set of Boolean functions from which the logic diagram can be obtained

Procedure:

- 1. From the specifications of the ckt, determine the required # of inputs and outputs and assign a symbol to each. (Specification)
- 2. Derive the truth table or initial Boolean equations that defines the required relationship b/t inputs and outputs. (Formulation)
- 3. Obtain the simplified Boolean functions for each output as a function of the input variables. (Optimization: 2-level or multi-level)
- 4. Draw the logic diagram. (Technology mapping)
- 5. Verify the correctness of the design. (Verification = Analysis)
 J.J. Shann 4-11

Constraints considered for a practical design:


- # of gates
- # of inputs to a gate (fan in)
- propagation time of the signal through the gates
- # of interconnections
- criteria of ICs :
 - E.g.: limitations of the driving capability of each gate (fan out)

Elementary objective:

- produce the simplified Boolean functions in a standard form.
- proceed w/ further steps to meet other performance criteria.

Example: Code Conversion

Convert the binary coded decimal (BCD) to the excess-3 code for the decimal digitals.



Decimal digit	BCD	Excess-3
0	0000	0011
1	0001	0100
2	0010	0101
3	0011	0110
4	0100	0111
5	0101	1000
6	0110	1001
7	0111	1010
8	1000	1011
9	1001	1100
	1010	0000
	1011	0001
Unused bit	1100	0010
Combinations	1101	1101
	1110	1110
	1111	1111



BCD-to-excess-3 code converter

Outputs

<Ans.>

Step1: Specification input variables — 4; A, B, C, D output variables — 4; w, x, y, z


Step2: Formulation

Truth table

	Input	BCD		Outp	ut Exc	cess-3	Code
\boldsymbol{A}	\boldsymbol{B}	\boldsymbol{C}	D	w	x	y	z
0	0	0	0	0	0	1	1
0	0	0	1	0	1	0	0
0	0	1	0	0	1	0	1
0	0	1	1	0	1	1	0
0	1	0	0	0	1	1	1
0	1	0	1	1	0	0	0
0	1	1	0	1	0	0	1
0	1	1	1	1	0	1	0
1	0	0	0	1	0	1	1
1	0	0	1	1	1	0	0


Step3: Simplification

	BO	CD		Ex	cess-	-3 Co	de
A	B	C	D	w	X	y	Z
0	0	0	0	0	0	1	1
0	0	0	1	0	1	0	0
0	0	1	0	0	1	0	1
0	0	1	1	0	1	1	0
0	1	0	0	0	1	1	1
0	1	0	1	1	0	0	0
0	1	1	0	1	0	0	1
0	1	1	1	1	0	1	0
1	0	0	0	1	0	1	1
1	0	0	1	1	1	0	0





* Assumption: treat as "x".



J.J. Shann 4-15

Step4: Draw the logic diagram

$$w = A + BC + BD$$

$$x = B'C + B'D + BC'D'$$

$$y = CD + C'D'$$

$$z = D'$$




2-level ckt
$$GIC = 23 + 3 = 26$$

$$\Rightarrow A + B(\mathbf{C} + \mathbf{D})$$

$$\Rightarrow B'(\mathbf{C} + \mathbf{D}) + BC'D' = B'(\mathbf{C} + \mathbf{D})$$

$$\Rightarrow CD + (\mathbf{C} + \mathbf{D})'$$

$$+ B (\mathbf{C} + \mathbf{D})'$$




Step5: Verify

Truth Table



Logic diagram → Truth table



Unused input	
combinations	

	BCD	Excess-3		
	<u>ABCD</u>	<u>wxyz</u>		
0	0000	0011		
1	0001	0100		
2	0010	0101		
3	0011	0110		
4	0100	0111		
5	0101	1000		
6	0110	1001		
7	0111	1010		
8	1000	1011		
9	1001	1100		
	1010	1101		

1011	1110
1100	1111
1101	1000
1110	1001
1111	1010

1011

* Determine whether or not a given ckt implements its specified function.

1110

Contents

- 4-1 Introduction
- 4-2 Combinational Circuits
- 4-3 Analysis Procedure
- 4-4 Design Procedure
- 4-5 Binary Adder-Subtractor
- 4-6 Decimal Adder
- 4-7 Binary Multiplier
- 4-8 Magnitude Comparator
- 4-9 Decoder
- 4-10 Encoder
- 4-11 Multiplexers
- 4-12 HDL Models of Combinational Circuits

4-5 Binary Adder-Subtractor

- Half adder: add 2 bits
- Full adder: add 2 input bits and a carry-in bit
- Binary ripple carry adder: add two *n*-bit binary numbers
- Carry-lookahead adder
- Binary subtractor
- Binary adder-subtractor

A. Half Adder

Half adder (HA): adds 2 bits

<Design Procedure>

Step 1: Specification

The basic rule for binary addition:

$$0 + 0 = 0 0$$
 $0 + 1 = 0 1$
 $1 + 0 = 0 1$
 $1 + 1 = 1 0$
 $x y C S$



 χ

Input variables: 2; augend and addend bits; x, y

Output variables: 2; sum and carry bits; S, C


Step2: Truth table

Inp	outs	Out	puts
X	Y	C	S
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0


Step 3: Simplification

$$S = x'y + xy' = x \oplus y$$
$$C = xy$$

Step 4: Logic diagram



or



B. Full Adder

 $\begin{array}{c}
z \\
x \\
+ y \\
\hline
C S
\end{array}$

• Full adder (FA): add 3 bits

<Design Procedure>

Step 1: specification

Input variables: 3

2 significant bits X, Y & a carry-in bit Z

Output variables: 2 sum and carry bits *S*, *C*

Step 2: formulation


I	npu	ts	Out	puts
X	Y	Z	C	S
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

 $\begin{array}{c} x \longrightarrow \\ y \longrightarrow \\ \overline{z} \end{array} \longrightarrow \begin{array}{c} \text{Full Adder} \\ \longrightarrow \end{array} \begin{array}{c} S \longrightarrow \\ C \longrightarrow \end{array}$

J.J. Shann 4-22

Step3: simplification


In	pu	ts	Outputs			S						C	
X	Y	Z	C	S	$\setminus y$	ζ	0.4		4.0	$\setminus yz$	7	0.4	
0	0	0	0	0	$x \setminus$	00	01	11	10	$x \setminus$	00	01	11
0	0	1	0	1	0		1		1	0			1
0	1	0	0	1									
0	1	1	1	0	1	1		1		1		1	1
1	0	0	0	1								L	†t===!i
1	0	1	1	0	a								
1	1	0	1	0	S =	= x'y'z	x + x'y	z' + x	y'z' + 1	XYZ	\boldsymbol{C}	= xy	+xz+y
1	1	1	1	1									




$$C = xy + xz + yz$$


Step 4

2-level ckt





J.J. Shann 4-23



\ 1/2	7			
x^{yz}	00	01	11	10
0			1	
1		1	1	1

Alternatives of Step 3 & 4

$$S = \underline{x'y'z} + \underline{x'yz'} + \underline{xy'z'} + \underline{xyz}$$

$$= \underline{z'}(\underline{x'y} + \underline{xy'}) + \underline{z}(\underline{xy} + \underline{x'y'})$$


$$= \underline{z} \oplus (\underline{x'y} + \underline{xy'})$$

$$= \underline{z} \oplus (\underline{x} \oplus \underline{y})$$

$$C = xy'z + x'yz + xyz' + xyz$$

$$= z(xy' + x'y) + xy(z' + z)$$

$$= z(x \oplus y) + xy$$




C. Binary Ripple Carry Adder

Parallel adder:

- a digital ckt that produces the arithmetic sum of two binary numbers using only combinational logic
- Apply all input bits simultaneously to produce the sum

Design method:

- hierarchical design:
 - > Top-down or Bottom-up
- iterative design





Binary addition:


- E.g.: 1011 + 0011

Subscript i:	3	2	1	0	
Input carry	0 -	11+	1•	0	C_i
Augend	1	0	1	1	A_i
Addend	0	0	1	1	B_{i}
Sum	1	1	1	0	S_{i}
Output carry •	0	-0	1	1	C_{i+1}

> Truth table:


9 inputs (2 4-bit numbers & a carry-in bit); 5 outputs


 \Rightarrow 512 entries (impractical)



 $A_i B_i$

- Implementation of binary ripple carry adder:
 - uses n full adders (FAs) in parallel
 - > The FAs are connected in cascade, w/ the carry output from one FA connected to the carry input of the next FA.
 - E.g.: 4-bit adder





* Hierarchy & Iterative design


J.J. Shann 4-27




$$S_{i} = A_{i} \oplus B_{i} \oplus C_{i}$$


$$C_{i+1} = A_{i} B_{i} + C_{i}(A_{i} \oplus B_{i})$$

- Propagation time of a combinational ckt:
 - (the propagation delay of a typical gate) × (the # of gate levels in the ckt)
- Propagation time of the binary adder:
 - the time it takes the carry to propagate through the full adders: 2n + 2 gate delays, n: # of bits of the input numbers
 - Assumption: delay of XOR gate = 2





Methods of Speeding Addition



Method 1:

– employ faster gates w/ reduced delays

Method 2:


- increase the equipment complexity to reduce the carry delay time
- Extreme case: transform the Boolean functions of the sum bits and carry bit into standard form

(SoP or PoS \rightarrow 2-level circuit theoretically)

— most widely used technique: carry lookahead

D. Carry Lookahead Adder


- Ripple carry adder (RCA):
 - simple
 - has a long ckt delay in the carry path from LSB to MSB



- Carry lookahead adder (CLA):
 - reduce delay at the price of more complex hardware

Carry Lookahead

Full adder:



 $S_{i} = A_{i} \oplus B_{i} \oplus C_{i}$ $C_{i+1} = A_{i} B_{i} + C_{i}(A_{i} \oplus B_{i})$ $C_{i+1} = A_{i} B_{i} + C_{i}(A_{i} \oplus B_{i})$

 $A_i B_i$

FA;

Carry lookahead:

Define 2 new binary variables:

 $P_i = A_i \oplus B_i$... carry propagate function propagate the carry from C_i to C_{i+1}


 $G_i = A_i B_i$... carry generate function

produce an output carry regardless of the input carry

$$\Rightarrow S_i = P_i \oplus C_i$$

$$C_{i+1} = G_i + P_i C_i$$





$$C_{i+1} = G_i + P_i C_i$$
, $C_0 = \text{input carry}$

$$C_1 = G_0 + P_0 C_0$$

$$C_2 = G_1 + P_1 C_1$$

$$= G_1 + P_1 (G_0 + P_0 C_0)$$

 $= G_1 + P_1 G_0 + P_1 P_0 C_0$

$$C_3 = G_2 + P_2C_2$$

= $G_2 + P_2G_1 + P_2P_1G_0 + P_2P_1P_0C_0$

$$C_4 = G_3 + P_3 C_3$$

= $G_3 + P_3 G_2 + P_3 P_2 G_1 + P_3 P_2 P_1 G_0 + P_3 P_2 P_1 P_0 C_0$

$$P_i = A_i \oplus B_i$$

$$G_i = A_i B_i$$

E.g.: 3-bit carry lookahead generator

$$C_1 = G_0 + P_0 C_0$$


$$C_2 = G_1 + P_1 G_0 + P_1 P_0 C_0$$

$$C_3 = G_2 + P_2 G_1 + P_2 P_1 G_0 + P_2 P_1 P_0 C_0$$


$$P_2 = A_2 \oplus B_2$$
$$G_2 = A_2 B_2$$

$$P_1 = A_1 \oplus B_1$$
$$G_1 = A_1 B_1$$

$$P_0 = A_0 \oplus B_0$$
$$G_0 = A_0 B_0$$




J.J. Shann 4-34



$$C_{1} = G_{0} + P_{0}C_{0}$$

$$C_{2} = G_{1} + P_{1}G_{0} + P_{1}P_{0}C_{0}$$

$$C_{3} = G_{2} + P_{2}G_{1} + P_{2}P_{1}G_{0} + P_{2}P_{1}P_{0}C_{0}$$



$$C_4 = G_3 + P_3 C_3$$

$$S_i = P_i \oplus C_i$$

* Propagation delay = 6

$$\begin{array}{ccc} A_i & \xrightarrow{2} & P_i & \xrightarrow{2} & C_i & \xrightarrow{2} & S_i \\ B_i & & & G_i & & & \end{array}$$

J.J. Shann 4-35



E. Binary Subtractor

- Half subtractor: subtract 2 bits
- Full subtractor: subtract 2 input bits and a borrow-in bit
- Binary ripple borrow subtractor: subtract two *n*-bit binary numbers
- Borrow-lookahead subtractor
- Binary subtractor based on a parallel adder

Adder-subtractor

Subtraction: (§1-5, §1-6)

$$A - B = A + (the 2's-complement of B)$$

= $A + (the 1's-complement of B) + 1$


Adder-subtractor: based on a parallel adder


Mode input M:


$$M = 0 \Rightarrow A + B$$

 $M = 1 \Rightarrow A + B' + 1$

M	X	Y	C_{in}	X = A
0	A	В	0	\Rightarrow Y = M'B + MB'
1	A	B'	1	$\Rightarrow Y = M'B + MB'$ $= M \oplus B$
				$C_{in} = M$







J.J. Shann 4-38

adder

Sum

F. Overflow


- Overflow: signed or unsigned
 - When 2 numbers of n digits each are added & the sum occupies n + 1 digits
- Detection of an overflow:
 - For unsigned numbers: end carry out of the MSB
 - > An overflow is detected from the end carry out of the MSB.
 - For signed numbers: carry into the sign bit ⊕ carry out of the sign bit
 - An overflow may occur if the 2 numbers added are both positive or both negative.
 - \rightarrow Examples: 8-bit numbers (+127 ~ -128)

carries:	0	1		carries:	1	0	
+70		0	1000110	-7 0		1	0111010
+80		0	1010000	-80		1	0110000
-150		1	0010110	-150		0	1101010



Adder-subtractor ckt w/ overflow detection:

- For unsigned numbers: $C = C_4$
 - > detects a carry after addition or a borrow after subtraction
- − For signed numbers: $V = C_3 \oplus C_4$
 - be detects an overflow: the (n+1)th bit is the actual sign, but it cannot occupy the sign bit position in the result.



J.J. Shann 4-40

4-6 Decimal Adder

Decimal adder:

 Employ arithmetic ckts that accept coded decimal numbers and present results in the same code.

Design method:

- Classic method
- Add the numbers w/ binary adders


BCD Adder

14

- BCD adder:
 - Add two BCD digits in parallel & produces a sum digits also in BCD
 - 9 inputs: two BCD digits and one carry-in
 - 5 outputs: one BCD digit and one carry-out

Design approaches

- i. Classic method: a truth table with 29 entries
- ii. Add the numbers w/ binary adders
 - \rightarrow the sum $\leq 9 + 9 + 1 = 19$
 - Convert binary results to BCD




BCD Adder w/ Binary Adders BCD adder



Derivation of BCD Adder


	Bi	nary Su	ım			В	CD Su	m		Decimal
K	Z 8	Z_4	Z_2	Z ₁	c	S 8	S ₄	S ₂	S ₁	
0	0	0	0	0	0	0	0	0	0	0
0	0	0	O	1	0	O	0	0	1	1
O	0	O	1	0	0	O	0	1	0	2
0	0	0	1	1	0	0	0	1	1	3
O	0	1	O	0	0	0	1	O	0	4
0	0	1	O	1	0	O	1	0	1	5
0	0	1	1	0	0	0	1	1	0	6
0	0	1	1	1	0	0	1	1	1	7
0	1	0	O	0	0	1	0	O	0	8
0	1	0	0	1	0	1	0	0	1	9
0	1	0	1	0	1	0	0	0	0	10
0	1	0	1	1	1	0	0	0	1	11
0	1	1	0	0	1	0	0	1	0	12
0	1	1	0	1	1	0	0	1	1	13
0	1	1	1	0	1	0	1	0	0	14
0	1	1	1	1	1	0	1	0	1	15
1	0	0	0	0	1	0	1	1	0	16
1	0	0	O	1	1	O	1	1	1	17
1	0	0	1	0	1	1	0	0	0	18
1	0	0	1	1	1	1	0	0	1	19





D	eriv	ation	of B	CD Ad	dei

Decimal		n	CD Sur	В		Binary Sum				
	S ₁	S ₂	<i>S</i> ₄	S 8	c	Z ₁	Z 2	Z_4	Z 8	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
0	0	0	0	0	0	0	0	0	0	0
1	1	O	0	O	0	1	O	O	0	O
2	0	1	0	O	0	0	1	O	0	0
3	1	1	0	O	0	1	1	0	0	0
4	0	0	1	O	0	0	0	1	0	0
5	1	0	1	O	0	1	O	1	0	0
6	0	1	1	0	0	0	1	1	0	0
7	1	1	1	O	0	1	1	1	0	0
8	0	O	0	1	0	0	O	O	1	0
9	1	0	0	1	0	1	0	0	1	0
10	0	0	0	0	1	0	1	0	1	0
11	1	0	0	0	1	1	1	0	1	0
12	0	1	0	0	1	0	0	1	1	0
13	1	1	0	0	1	1	0	1	1	0
14	0	O	1	O	1	0	1	1	1	0
15	1	O	1	O	1	1	1	1	1	0
16	0	1	1	O	1	0	O	O	0	1
17	1	1	1	O	1	1	O	0	0	1
18	0	0	0	1	1	0	1	0	0	1
19	1	0	0	1	1	1	1	0	0	1



Modifications are needed if the sum > 9:

$$C = K + Z_8 Z_4 + Z_8 Z_2$$

$$S_8S_4S_2S_1 \leftarrow Z_8Z_4Z_2Z_1 + 0000$$
 when $C = 0$

$$\leftarrow Z_8 Z_4 Z_2 Z_1 + 0110 \quad \text{when } C = 1$$

$$S_8S_4S_2S_1 \leftarrow Z_8Z_4Z_2Z_1 + \frac{0CC0}{}$$

4-7 Binary Multiplication

Binary multiplication:

 The multiplicand is multiplied by each bit of the multiplier, starting from the LSB.

Each such multiplication forms a partial product.


Successive partial products are shifted one bit to the left.

The final product is obtained from the sum of the partial products.


- E.g.: multiplication of two 2-bit numbers $B_1B_0 \times A_1A_0$

Example: A 2-bit by 2-bit binary multiplier

		_	_
		$egin{array}{c} B_1 \ A_1 \end{array}$	$egin{array}{c} B_0 \ A_0 \end{array}$
		A_0B_1	A_0B_0
	A_1B_1	A_0B_1 A_1B_0	A_0D_0
C_3	C_2	C_1	C_0



J.J. Shann 4-47



J.J. Shann 4-48

Construction of Comb. Binary Multiplier

General rule:

- A bit of the multiplier is ANDed w/ each bit of the multiplicand in as many levels as there are bits in the multiplier.
- The binary output in each level of AND gates is added w/ the product.
- ⇒ For J multiplier bits & K multiplicand bits: Need $(J \times K)$ AND gates & (J - 1) K-bit adders to produce a product of J + K bits.
- = E.g.: A 4-bit by 3-bit binary multiplier (p.4-48) $K = 4 \& J = 3 \Rightarrow 12 \text{ AND gates } \& \text{ two } 4\text{-bit adders}$

4-8 Magnitude Comparator


Magnitude comparator:

Compares two numbers, A and B,
 and determines their relative magnitude:

$$A > B, A = B, A < B$$



- Classic method: truth table
 - Two *n*-bit numbers $\Rightarrow 2n$ input variables $\Rightarrow 2^{2n}$ entries ... too cumbersome for large *n*
- Use inherent regularity of the problem: algorithm
 - reduce design efforts
 - > reduce human errors




Example: 4-bit Magnitude Comparator

\blacksquare Algorithm \rightarrow logic:

$$A = A_3 A_2 A_1 A_0$$
; $B = B_3 B_2 B_1 B_0$

$$A_3 A_2 A_1 A_0$$

$$B_3 B_2 B_1 B_0$$



$$A = B$$

$$\rightarrow$$
 equality: $x_i = A_i B_i + A_i' B_i' = (A_i' B_i + A_i B_i')'$ for $i = 0, 1, 2, 3$ A>B A=B A

$$\Rightarrow$$
 (A=B) = $x_3 x_2 x_1 x_0$

(A>B)

(A < B)

$A = A_3 A_2 A_1 A_0$; $B = B_3 B_2 B_1 B_0$

$$x_i = (A_i'B_i + A_iB_i')'$$

$$(A < B) = A_3' B_3$$

$$+ x_3 A_2' B_2$$


$$+ x_3 x_2 A_1' B_1$$

$$+ x_3 x_2 x_1 A_0' B_0$$

$$(A>B) = A_3B_3'$$


 $+ x_3A_2B_2'$
 $+ x_3x_2A_1B_1'$
 $+ x_3x_2x_1A_0B_0'$

$$(A=B) = x_3 x_2 x_1 x_0$$




Contents

- 4-1 Introduction
- 4-2 Combinational Circuits
- 4-3 Analysis Procedure
- 4-4 Design Procedure
- 4-5 Binary Adder-Subtractor
- 4-6 Decimal Adder
- 4-7 Binary Multiplier
- 4-8 Magnitude Comparator
- 4-10 Encoder
- 4-9 Decoder
- 4-11 Multiplexers
- 4-12 HDL Models of Combinational Circuits



- *n*-bit binary code:
 - is capable of representing up to 2^n distinct elements of coded information.
- Encoder: the inverse function of a decoder
 - Has 2^n (or fewer) input lines & n output lines.
 - The output lines generate the binary code corresponding to the input value.
- Example: an octal-to-binary encoder





Octal-to-Binary Encoder



Outputs

■ Example: an octal-to-binary encoder

Truth Table of an Octal-to-Binary Encoder

Inpu	uts							Ou	tputs	
D ₀	D ₁	D ₂	D ₃	D ₄	D ₅	D ₆	D ₇	X	у	Z
1	0	0	0	0	0	0	0	0	0	0
0	1	0	0	0	0	0	0	0	0	1
0	0	1	0	0	0	0	0	0	1	0
0	0	0	1	0	0	0	0	0	1	1
0	0	0	0	1	0	0	0	1	0	0
0	0	0	0	0	1	0	0	1	0	1
0	0	0	0	0	0	1	0	1	1	0
0	0	0	0	0	0	0	1	1	1	1

$$x = D_4 + D_5 + D_6 + D_7$$
$$y = D_2 + D_3 + D_6 + D_7$$
$$z = D_1 + D_3 + D_5 + D_7$$

J.J. Shann 4-55



$$x = D_4 + D_5 + D_6 + D_7$$
$$y = D_2 + D_3 + D_6 + D_7$$
$$z = D_1 + D_3 + D_5 + D_7$$

— limitation of the encoder:

One and only one input can be active at any given time

> When more than one input are active simultaneously

E.g.: illegal input
$$D_3 = D_6 = 1$$

the output = 111 (\equiv the output when D_7 is equal to 1)

- ⇒ Solution: Priority encoder
- When all the inputs are 0: the output is 000 (\equiv the output when D₀ is equal to 1)
 - ⇒ Solution: Valid-output indicator


Provide one more output to indicate that at least one input is equal to 1

Priority Encoder

- Priority Encoder:
 - An encoder ckt that includes the priority function,
 i.e., if two or more inputs are equal to 1 at the same time,
 the input having the highest priority will take precedence.
- **Example:** 4-input priority encoder with valid-output indicator Priority: $D_3 > D_2 > D_1 > D_0$, V: valid-output indicator *Truth Table of a Priority Encoder*

	Inp	uts		(Output	S
D_0	D ₁	D ₂	D_3	×	у	V
0	0	0	0	X	X	0
1	0	0	0	0	0	1
X	1	0	0	O	1	1
X	X	1	0	1	0	1
X	X	X	1	1	1	1

x: don't-care condition



Truth Table of a Priority Encoder


	Inp	uts		(Output	S
D ₀	D ₁	D ₂	D_3	x	у	V
0	0	0	0	X	X	0
1	0	0	0	0	0	1
X	1	0	0	0	1	1
X	X	1	0	1	0	1
X	X	X	1	1	1	1

$$x = D_2 + D_3$$

$$y = D_3 + D_1\overline{D}_2$$


$$V = D_0 + D_1 + D_2 + D_3$$






 D_3

 $x = D_2 + D_3$



J.J. Shann 4-58



- *n*-bit binary code:
 - is capable of representing up to 2^n distinct elements of coded information.


Decoding:

- the conversion of an *n*-bit input code to an *m*-bit output code w/ $n \le m \le 2^n$ s.t. each valid input code word produces a unique output code.
- Decoder: the inverse function of a encoder
 - a combinational ckt w/ an n-bit binary code applied to its inputs and an m-bit binary code appearing at the output, i.e., converts binary information from n input lines to a maximum of 2^n unique output lines: $m \le 2^n$
 - may have unused bit combinations on it inputs for which no corresponding m-bit code appears at the output.

J.J. Shann 4-59

Line Decoder

- *n*-to-*m*-line decoder: $m \le 2^n$
 - generate the 2^n (or fewer) minterms/maxterms of n input variables



■ E.g.: a 1-to-2-line decoder (outputs: active HIGH → minterms)

■ E.g.: a 2-to-4-line decoder (outputs: active HIGH \rightarrow

minterms)

\mathbf{A}_1	\mathbf{A}_0	\mathbf{D}_0	\mathbf{D}_1	\mathbf{D}_2	\mathbf{D}_3
0	0	1	0	0	0
0	1	0	1	0	0
1	0	0	0	1	0
1	1	0	0	0	1




$$D_0 = A_1' A_0' \rightarrow m_0$$

$$D_1 = A_1' A_0 \rightarrow m_1$$

$$D_2 = A_1 A_0' \rightarrow m_2$$

$$D_3 = A_1 A_0 \rightarrow m_3$$



$$|GIC = 2 \times 4 + 2|$$

■ E.g.: a 3-to-8-line decoder (output: active HIGH)

$$x, y, z$$


3-to-8-line decoder

 $D_0 \sim D_7$

Truth Table of a Three-to-Eight-Line Decoder

	Inputs		Outputs								
X	y	z	Do	D ₁	D ₂	D ₃	D ₄	D ₅	D ₆	D ₇	
0	0	0	1	0	0	0	0	0	0	0	
0	0	1	0	1	0	0	0	0	0	0	
0	1	0	0	0	1	0	0	0	0	0	
0	1	1	0	0	0	1	0	0	0	0	
1	0	0	0	0	0	0	1	0	O	0	
1	0	1	0	0	0	0	0	1	O	0	
1	1	0	0	0	O	0	0	0	1	0	
1	1	1	0	0	O	0	0	0	0	1	

	Inputs						Out	puts			
	x	y	z	D ₀	D_1	D ₂	D ₃	D_4	D ₅	D ₆	D
	0	0	0	1	0	0	0	0	0	0	0
	0	0	1	0	1	0	0	0	0	0	0
23 input AND gates	0	1	O	0	0	1	0	0	O	0	0
3 3-input AND gates	0	1	1	0	0	0	1	0	O	0	0
1	= 1	0	0	0	0	0	0	1	0	0	0
\	1	0	1	0	0	0	0	0	1	0	0
/ ⁻ \	1	1	0	0	0	0	0	0	0	1	0
<u> </u>	1	1	1	0	0	O	0	0	O	0	1




$$GIC = 3 \times 8 + 3$$
$$= 27$$

Application: a binary-to-octal conversion

J.J. Shann 4-63

Line Decoder w/ Enable Input

■ Line decoder w/ enable input




1


E.g.: 2-to-4-line decoder w/ enable input

E & Outputs: active High


E A B	D_0 D_1 D_2 D_3
0 X X	0 0 0 0
1 0 0	1 0 0 0
1 0 1	0 1 0 0
1 1 0	0 0 1 0
1 1 1	0 0 0 1



J.J. Shann 4-65




2-to-4 line decoder (output active HIGH)




* Outputs: active LOW → maxterms

E.g.: 2-to-4-line decoder w/ enable input


E	A	B	D_0	D_1	D_2	D_3
1	X	X	-	_	1	1
0	0	0	0	_	1	1
0	0	1	1	0	1	1
0	1	0	1	1	0	1
0	1	1	1	1	1	0



E & Outputs: active Low




2-to-4 line decoder w/ enable input (E & output active HIGH)



1	
	Construction of larger decoder:

23 22 21 20		
$2^3 \ 2^2 \ 2^1 \ 2^0$ $w \ x \ y \ z$	$\mathbf{D_0} \ \mathbf{D_1}$	D ₁₅
0 0 0 0	1 0	0
0 0 0 1	0 1	0
•••		
1 1 1 1	0 0	1

- Decoders w/ enable inputs can be connected together to form a larger decoder ckt.
- E.g.: 2 3-to-8-line decoders \Rightarrow a 4-to-16-line decoder (w/enable input)






Demultiplexer

Demultiplexer:


— a ckt that receives information from a single input line and directs it to one of 2^n possible output lines according to the bit combination of n selection lines.

1-to-4 demux

A_1	A_0	D_0 D_1 D_2 D_3
0	0	EN 0 0 0
0	1	0 EN 0 0
1	0	0 0 EN 0
1	1	0 0 0 EN




- - Demultiplexer: ⇔ a line decoder w/ enable input
 - a line decoder w/ enable input:



* EN & Outputs are active HIGH.

2-to-4 line decoder w/ enable line (EN & outputs are active HIGH)

EN	A_1	A_0	D_0	D_1	D_2	D_3
0	0	0	0	0	0	0
0	0	1	0	0	0	0
0	1	0	0	0	0	0
0	1	1	0	0	0	0
1	0	0	1	0	0	0
1	0	1	0	1	0	0
1	1	0	0	0	1	0
1	1	1	0	0	0	1



Comb. Logic Implementation

- A_{0} A_{1} $D_{0} = \overline{A}_{1} \overline{A}_{0}$ $D_{1} = \overline{A}_{1} A_{0}$ $D_{2} = A_{1} \overline{A}_{0}$ $D_{3} = A_{1} A_{0}$
- Line-decoder w/ active-HIGH outputs:
 - provides the 2^n minterms of n input variables
 - each output = a minterm (active-HIGH outputs)
- Any Boolean function of *n* input variables
 - → Sum of minterms expression
 - \rightarrow Use an *n*-to-2^{*n*}-line decoder to generate the minterms & an external OR gate to form the logical sum
- Any combinational ckt w/ n inputs and m outputs
 - \rightarrow Use an *n*-to-2^{*n*}-line decoder & *m* OR gates

Example

E.g.: Decoder and OR gate implementation of a binary adder bit (Full adder)

<Ans.>

3 inputs:

X, Y (the two bits being added),

Z (the incoming carry from the right)

2 outputs:

S (the sum bit)

C (the carry bit)

⇒ Need a 3-to-8-line decoder & 2 OR gates.

Truth Table for 1-bit Binary Adder

X	Υ	Z	С	S
0 0 0 0 1 1	0 0 1 1 0 0	0 1 0 1 0 1	0 0 0 1 0 1	0 1 1 0 1 0
1 1	1 1	0 1	1 1	0 1
*		*	1	


$$S(X,Y,Z) = \sum m(1,2,4,7)$$

$$C(X,Y,Z) = \sum m(3,5,6,7)$$

MSB

$$S(X,Y,Z) = \sum m(1,2,4,7)$$

$$C(X,Y,Z) = \sum m(3,5,6,7)$$



* Another approach:
$$S'(X, Y, Z) = \Sigma m(0,3,5,6) \Rightarrow ?$$

$$C'(X, Y, Z) = \Sigma m(0,1,2,4) \Rightarrow ?$$

Possible Approaches Using Decoder


For decoder w/ active HIGH outputs:

(Assumption: function F has k minterms)

- ORed the minterms of F: k-input OR gate
- NORed the minterms of F': $(2^n k)$ -input NOR gate
- * If $k \le 2^n/2$, then use an OR gate; otherwise, use a NOR gate.
- For decoder w/ active LOW outputs:

(Assumption: function F has k maxterms)

- ANDed the maxterms of F: k-input AND gate
- NANDed the maxterms of F': $(2^n k)$ -input NAND gate
- * If $k \le 2^n/2$, then use an AND gate; otherwise, use a NAND gate.



 $D_0 = A_1 + A_2$

 $D_1 = A_1 + A_2'$

 $D_2 = A_1' + A_2$

 $D_3 = A_1' + A_2'$






Summary:

- The decoder method can be used to implement any combinational ckt.
- When the decoder method may provide the best solution:
 - If the combinational ckt has many outputs and if each output function (or its complement) is expressed w/ a small # of minterms or maxterms.

4-11 Multiplexers


- Selection ckts: the inverse function of a demux
 - typically have a set of inputs from which selections are made, a single output, and a set of control lines for making the selection.



- Implementation of selection ckts:
 - Boolean function implementation
 - using three-state gates


A. Multiplexers

- Multiplexer (MUX): Data selector
 - a combinational ckt that selects binary information from one of many input lines & directs it to a single output line.
 - -2^n input lines, n selection lines, and one output line





Example: 2-to-1-line MUX





E.g.: 2-to-1-line MUX

Π		1	_	4	. 1	_ 1	_
Cri	111	Γľ	1	12	1) I	е
	-		•		•	_	_

S	I ₀	l ₁	Υ
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	0
1	1	1	1


Condensed truth table





Block diagram 4-78






■ E.g.: 4-to-1-line MUX

S ₁	S ₀	Υ
0 0 1 1	0 1 0 1	$I_0\\I_1\\I_2\\I_3$

$$Y = \overline{S_1} \overline{S_0} I_0 + \overline{S_1} S_0 I_1 + S_1 \overline{S_0} I_2 + S_1 S_0 I_3$$

GIC = 18 (including inverter inputs)





- Multiple-bit selection logic:
 - combine MUX ckts w/ common selection inputs

(enable)

Example:


Quadruple 2-to-1-line MUX (w/ active LOW enable input)

$$A = A_3 A_2 A_1 A_0$$

 $B = B_3 B_2 B_1 B_0$

E	S	Output <i>Y</i>
1 0 0	X 0 1	all 0's select <i>A</i> select <i>B</i>

Function table



 $A \xrightarrow{4}$ Muliple-bit 4

selector


(select) (enable)

MUX vs. Decoder


2^n -to-1-line MUX:

- a *n*-to-2ⁿ decoder (2ⁿ AND gates)
- add the 2ⁿ input lines to each AND gate
- a OR gate: ORed all the AND gates
- an enable input: optional (for expansion)

2-to-4 line decoder





4-to-1 line Mux



Boolean Function Implementation


- MUX: a decoder + an OR gate
 - Decoder: generates the minterms of the selection inputs.
 - OR gate: sum the minterms







- Implement a Boolean function of *n* input variables w/ 2ⁿ-to-1 MUX (a MUX that has *n* selection lines):
 - The minterms to be included w/ the function are chosen by making their corresponding input lines equal to 1, those minterms not included in the function are disabled by making their input lines equal to 0.





E.g.: MUX implementation of a binary adder bit

Truth Table for 1-bit Binary Adder

Full adder

X	Υ	Z	С	S
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1


$$C(X,Y,Z) = \sum m(3,5,6,7)$$

$$S(X,Y,Z) = \sum m(1,2,4,7)$$

<Ans.>

Need two 8-to-1-line MUXs

Truth Table for 1-bit Binary Adder



Implementing n-variable Boolean function with 2^{n-1} -to-1 MUX

- Implement a Boolean function of n input variables w/ a 2^{n-1} -to-1 MUX which has (n-1) selection lines:
 - The first n-1 variables of the function are connected to the selection inputs of the MUX.
 - The remaining single variable (Z) of the function is used for the data inputs: Z, Z', 1, or 0.
 - Procedure:
 - > The Boolean function is first listed in a truth table.
 - The first n-1 variables in the table are applied to the selection inputs of the MUX.
 - For each combination of the selection variables, we evaluate the output as a function of the last variable Z: Z, Z, 1, or 0
 - > These values are then applied to the data inputs in the proper order.

Example

E.g.: Alternative MUX implementation of a binary


adder bit Truth Table for 1-bit Binary Adder

	X	Υ	Z	С	S
Full adder	0 0 0 0 1 1 1	0 0 1 1 0 0	0 1 0 1 0 1 0	0 0 0 1 0 1	0 1 1 0 1 0 0
	1	1	1	1	1

Use two 4-to-1-line MUXs to implement the ckt. Choose *X* and *Y* as the selection inputs.

* It is possible to use any other variables of the function for the MUX selection inputs.

J.J. Shann 4-87




J.J. Shann 4-88



- It is possible to use any other variables of the function for the MUX selection inputs.
 - E.g.: Realize S by using X aı

and Z as the selection lines.		1		_
XZY S	Y Y' Y'	$\begin{array}{c} I_0 \\ I_1 \\ I_2 \\ I_3 \end{array}$	4-to-1 MUX 2 ¹ 2 ⁰ S ₁ S ₀	— s



Example

- E.g.: MUX implementation of 4-variable function $F(A,B,C,D) = \Sigma(1,3,4,11,12,13,14,15)$
 - i. Use an 8-to-1 MUX to realize the function
 - ii. Use a 4-to-1 MUX to realize the function




$F(A,B,C,D) = \Sigma(1,3,4,11,12,13,14,15)$

<Ans.>

i. Use an 8-to-1 MUX

A	В	C	D	F	
0	0		0 1	0 1	F = D
0	0	1	0 1	0 1	F = D
0	1 1	-	0 1	1 0	F = D'
0	1 1	1 1	0 1	$\begin{array}{c} 0 \\ 0 \end{array}$	F = 0
1 1	0	0	0 1	0	F = 0
1 1	0 0		0 1	0 1	F = D
1 1	1 1	_	0 1	1 1	F = 1
1 1	1 1	1 1	0 1	1 1	F = 1






$F(A,B,C,D) = \Sigma(1,3,4,11,12,13,14,15)$



<Ans.>

ii. Use a 4-to-1 MUX



B. Three-State Gates

Three-state gate:

— A digital ckt that exhibits three states:


logic 1, logic 0, high-impedance state

High-impedance state: behaves like an open ckt
The output appears to be disconnected and the ckt has no logic significance.


Special feature:


A large # of three-state gate outputs can be connected w/ wires to form a common line w/o endangering loading effects.

Three-state buffer:



MUXs w/ three-state gates:





J.J. Shann 4-94



4-12 HDL Models of Comb. Circuits

Chapter Summary

- Analysis procedures of combinational circuits
- Design procedures of combinational circuits
- Function blocks used frequently to design larger ckts:
 - Arithmetic Circuits:
 - Binary Adder-Subtractor, Decimal Adder, Binary Multiplier, Magnitude Comparator
 - Encoders
 - Decoders (Demultiplexers)
 - Multiplexers
- Design of combinational logic ckts using
 - Decoders
 - Multiplexers

Problems & Homework (6th ed)

Sections	Exercises	Homework
§4-3	4.1~4.3	4.1(a)*(b)
§4-4	4.4~4.10	4.5
84-5	3.29, 4.11~ 4.17, 4.21	4.12, 4.15
§4-6	4.18, 4.19	4.18
§4-7	4.20	4.20(a)
§4-9	4.22~4.28	4.25, 4.28 (a)
§4-10	4.29, 4.30	4.29*
§4-11	4.31~4.35	4.32(a), 4.35(a)*
HDL	4.6(b), 4.36~4.65	