
Verify Serialfilter.vhd Avarerage can satuaret ? Interface VB.net interface Val interf	Alexey it Anand [25], Amit Shwan Alexey, Mathias Anand [45]
Avarerage can satuaret ? Interface VB.net interface vhdl Clean up the data types databuffer Verify EQ main Testbench the rx tc vhdl parts Verify Driver Stage Calculate Transistor Dimensioning Creat Full custom Layout (Analog) Creat Mixed Signal Verification models Complete the FPGA code Verification of the system Milstone: Submit Formal verification of the system Milstone: Submit the Final VAMS results Write The Final Report Milstone: Final Report Milstone: Final Presentation Final Presentation Final Presentation Debug the GainAmplifier 1d Debug the RX TX vhdl part 1d	Anand [25], Amit Shwan Alexey, Mathias Anand [45]
Interface VB.net interface vhdl clean up the data types databuffer Verify EQ main Testbench the rx tc vhdl parts Verify Driver Stage Calculate Transistor Dimensioning Creat Full custom Layout (Analog) Creat Mixed Signal Verification models Complete the FPGA code Verification of the system Milstone: Verify the FPGA code verification of the system Milstone: Submit Formal verification of the system Milstone: Submit Report Write The Final Report Milstone: Final Presentation Final Presentation Final Presentation Submit Final Layout Milstone: Exctract Pre Final Layout Debug the GainAmplifier Debug the RX TX vhdl part 1d Amit Ade Amit Amit Amit Amit Amit Ade Amit Amit Amit Amit Ade Amit Amit Amit Ade Amit Amit Ade Amit Amit Ade Amit Ade Amit Amit Ade Ade Amit Ade Amit Ade Amit Ade Amit Ade Amit Ade Amit	Anand [25], Amit Shwan Alexey, Mathias Anand [45]
interface vhdl clean up the data types databuffer Verify EQ main Testbench the rx tc vhdl parts Verify Driver Stage Calculate Transistor Dimensioning Creat Full custom Layout (Analog) Creat Mixed Signal Verification models Complete the FPGA code Verification of the system Milstone: Verify the FPGA code verification of the system Milstone: Submit Formal verification of the system Milstone: Submit Tormal verification of the system Milstone: Submit Tormal verification of the system Milstone: Submit Final Report 15d Write The Final Report Milstone: Final Presentation Final Presentation Final Presentation 2d Milstone: Exctract Pre Final Layout Milstone: Exctract Final Layout Debug the GainAmplifier 1d Debug the RX TX vhdl part	Anand [25], Amit Shwan Alexey, Mathias Anand [45]
clean up the data types databuffer 2h Verify EQ main Testbench the rx tc vhdl parts Verify Driver Stage Calculate Transistor Dimensioning Creat Full custom Layout (Analog) Creat Mixed Signal Verification models Complete the FPGA code Verification of the system Milstone: Verify the FPGA code verification of the system Milstone: Submit Formal verification of the system Milstone: Submit The Final VAMS results Write The Final Report 15d Write The Final Report Milstone: Final Presentation Final Presentation Final Presentation 2d Milstone: Exctract Pre Final Layout Milstone: Exctract Final Layout Debug the GainAmplifier 1d Debug the RX TX vhdl part	Shwan Alexey, Mathias Anand [45]
databuffer Verify EQ main Testbench the rx tc vhdl parts Verify Driver Stage Calculate Transistor Dimensioning Creat Full custom Layout (Analog) Creat Mixed Signal Verification models Complete the FPGA code Verification of the system Milstone: Verify the FPGA code verification of the system Milstone: Submit Formal verification of the system Milstone: Submit the Final VAMS results Write The Final Report 15d Write The Final Report Milstone: Final Presentation Final Presentation Final Presentation 2d Milstone: Exctract Pre Final Layout Milstone: Exctract Final Layout Debug the GainAmplifier 1d Debug the RX TX vhdl part	Alexey, Mathias Anand [45]
Verify EQ main Testbench the rx tc vhdl parts 4d Verify Driver Stage 7d Calculate Transistor Dimensioning 2d Creat Full custom Layout (Analog) Creat Mixed Signal Verification models 4d Complete the FPGA code Verification of the system Milstone: Verify the FPGA code verification of the system Milstone: Submit Formal verification of the system Milstone: Submit the Final VAMS results Write The Final Report 15d Write The Final Report Milstone: Final Presentation Final Presentation Final Presentation 2d Milstone: Exctract Pre Final Layout Milstone: Exctract Final Layout Debug the GainAmplifier 1d Debug the RX TX vhdl part	Anand [45]
Testbench the rx tc vhdl parts Verify Driver Stage 7d Calculate Transistor Dimensioning Creat Full custom Layout (Analog) Creat Mixed Signal Verification models Complete the FPGA code Verification of the system Milstone: Verify the FPGA code verification of the system Milstone: Submit Formal verification of the system Milstone: Submit the Final VAMS results Write The Final Report 15d Write The Final Report Milstone: Final Presentation Final Presentation Final Presentation 2d Milstone: Exctract Pre Final Layout Milstone: Exctract Final Layout Debug the GainAmplifier Debug the RX TX vhdl part 1d	Anand [45]
Verify Driver Stage Calculate Transistor Dimensioning Creat Full custom Layout (Analog) Creat Mixed Signal Verification models Complete the FPGA code Milstone: Verify the FPGA code verification of the system Milstone: Submit Formal verification of the system Milstone: Submit He Final VAMS results Write The Final Report Tolgate: Submit Final Report Milstone: Final Presentation Final Presentation Final Presentation July Milstone: Exctract Pre Final Layout Milstone: Exctract Final Layout Debug the GainAmplifier Debug the RX TX vhdl part	
Calculate Transistor Dimensioning Creat Full custom Layout (Analog) Creat Mixed Signal Verification models Complete the FPGA code Milstone: Verify the FPGA code verification of the system Milstone: Submit Formal verification of the system Milstone: Submit the Final VAMS results Write The Final Report Tolgate: Submit Final Report Milstone: Final Presentation Final Presentation Final Presentation All Milstone: Exctract Pre Final Layout Milstone: Exctract Final Layout Debug the GainAmplifier Debug the RX TX vhdl part 1d	Robin [75], Danijel [75]
Creat Full custom Layout (Analog) Creat Mixed Signal Verification models Complete the FPGA code Milstone: Verify the FPGA code verification of the system Milstone: Submit Formal verification of the system Milstone: Submit the Final VAMS results Write The Final Report Vrite The Final Report Milstone: Final Report Milstone: Final Presentation Final Presentation Final Presentation Milstone: Exctract Pre Final Layout Milstone: Exctract Final Layout Debug the GainAmplifier Debug the RX TX vhdl part 14d	
Creat Mixed Signal Verification models Complete the FPGA code Milstone: Verify the FPGA code verification of the system Milstone: Submit Formal verification of the system Milstone: Submit the Final VAMS results Write The Final Report 15d Write The Final Report 2d Tolgate: Submit Final Report Milstone: Final Presentation Final Presentation Final Presentation Wilstone: Exctract Pre Final Layout Milstone: Exctract Final Layout Debug the GainAmplifier 1d Debug the RX TX vhdl part	Robin [50], Danijel [50]
Complete the FPGA code Milstone: Verify the FPGA code verification of the system Milstone: Submit Formal verification of the system Milstone: Submit the Final VAMS results Write The Final Report Write The Final Report 15d Write The Final Report Zd Tolgate: Submit Final Report Milstone: Final Presentation Final Presentation Final Presentation Wilstone: Exctract Pre Final Layout Milstone: Exctract Final Layout Debug the GainAmplifier 1d Debug the RX TX vhdl part 1d	
Milstone: Verify the FPGA code verification of the system Milstone: Submit Formal verification of the system Milstone: Submit the Final VAMS results Write The Final Report 15d Write The Final Report 2d Tolgate: Submit Final Report Milstone: Final Presentation Final Presentation 2d Milstone: Exctract Pre Final Layout Milstone: Exctract Final Layout Debug the GainAmplifier 1d Debug the RX TX vhdl part 1d	Anand, Shwan [40]
verification of the system Milstone: Submit Formal verification of the system Milstone: Submit the Final VAMS results Write The Final Report Tolgate: Submit Final Report Milstone: Final Presentation Final Presentation Final Presentation Alistone: Exctract Pre Final Layout Milstone: Exctract Final Layout Debug the GainAmplifier Debug the RX TX vhdl part 1d	Allaliu, Silwali [40]
Milstone: Submit Formal verification of the system Milstone: Submit the Final VAMS results Write The Final Report 15d Write The Final Report 2d Tolgate: Submit Final Report Milstone: Final Presentation Final Presentation 2d Milstone: Exctract Pre Final Layout Milstone: Exctract Final Layout Debug the GainAmplifier 1d Debug the RX TX vhdl part 1d	
Milstone: Submit the Final VAMS results Write The Final Report 15d Write The Final Report 2d Tolgate: Submit Final Report Milstone: Final Presentation 2d Milstone: Exctract Pre Final Layout Milstone: Exctract Final Layout 1d Debug the GainAmplifier 1d Debug the RX TX vhdl part 1d	
Write The Final Report 15d Write The Final Report - project 2d Tolgate: Submit Final Report Milstone: Final Presentation Final Presentation 2d Milstone: Exctract Pre Final Layout Milstone: Exctract Final Layout Debug the GainAmplifier 1d Debug the RX TX vhdl part 1d	
Write The Final Report - project Tolgate: Submit Final Report Milstone: Final Presentation Final Presentation Zd Milstone: Exctract Pre Final Layout Milstone: Exctract Final Layout Debug the GainAmplifier Debug the RX TX vhdl part 1d	
Tolgate : Submit Final Report Milstone: Final Presentation Final Presentation All Milstone: Exctract Pre Final Layout Milstone: Exctract Final Layout Debug the GainAmplifier Debug the RX TX vhdl part 1d	
Milstone: Final Presentation Final Presentation 2d Milstone: Exctract Pre Final Layout Milstone: Exctract Final Layout Debug the GainAmplifier Debug the RX TX vhdl part 1d	
Milstone: Exctract Pre Final Layout Milstone: Exctract Final Layout Debug the GainAmplifier Debug the RX TX vhdl part 1d	
Milstone: Exctract Final Layout Debug the GainAmplifier Debug the RX TX vhdl part 1d	
Debug the GainAmplifier 1d Debug the RX TX vhdI part 1d	
Debug the RX TX vhdl part 1d	
Try out the RotatingBuffer again 2d	



WBS	Name	Start	Finish	Work	Duration	Slack	Cost	Assigned to
1	Verify Serialfilter.vhd	mar 30	apr 4	4d	4d	29d	0	Alexey
2	Avarerage can satuaret ?	mar 30	mar 30	1h	1h	41d 3h	0	Robin
3	Interface VB.net	mar 30	apr 1	3d	3d	39d	0	Amit
4	interface vhdl	mar 30	apr 4	5d	4d	29d	0	Amit, Anand
5	clean up the data types	apr 5	apr 5	1d	1d	37d	0	Shwan
6	databuffer	mar 30	mar 30	2h	2h	41d 2h	0	Alexey
7	Verify EQ main	apr 5	apr 13	14d	7d	29d	0	Alexey, Mathias
8	Testbench the rx tc vhdl parts	apr 14	apr 26	4d	8d 3h	22d	0	Anand
9	Verify Driver Stage	mar 30	apr 5	7d	4d 2h	30d 1h	0	Danijel, Robin
10	Calculate Transistor Dimensioning	apr 11	apr 12	2d	2d	32d	0	Danijel, Robin
11	Creat Full custom Layout (Analog)	maj 4	maj 13	7d 2h	7d 2h	9d	0	Danijel, Robin
12	Creat Mixed Signal Verification models	maj 2	maj 4	4d	2d	9d 3h	0	Danijel, Robin
13	Complete the FPGA code	apr 4	apr 15	14d	10d	27d	0	Anand, Shwan
14	Milstone: Verify the FPGA code	maj 6	maj 6	N/A	N/A	15d	0	Anand
15	verification of the system	maj 2	maj 3	2d	2d	17d	0	
16	Milstone: Submit Formal verification of the system	maj 10	maj 10	N/A	N/A	13d	0	Alexey, Mathias
17	Milstone: Submit the Final VAMS results	maj 16	maj 15	N/A	N/A	9d	0	Danijel, Robin
18	Write The Final Report	maj 3	maj 17	15d	10d 2h	6d 1h	0	Alexey, Amit, Anand, Danijel, Mathias, Robin, Shwan
19	Write The Final Report - project	maj 16	maj 17	2d	2d	7d	0	Amit, Shwan
20	Tolgate : Submit Final Report	maj 18	maj 18	N/A	N/A	7d	0	Amit
21	Milstone: Final Presentation	maj 24	maj 24	N/A	N/A	3d	0	Anand, Robin
22	Final Presentation	maj 17	maj 18	2d	2h 40min	6d 2h	0	Alexey, Anand, Robin
23	Milstone: Exctract Pre Final Layout	maj 27	maj 27	N/A	N/A		0	Anand, Danijel, Robin
24	Milstone: Exctract Final Layout	maj 27	maj 27	N/A	N/A		0	Anand, Danijel, Robin
25	Debug the GainAmplifier	maj 2	maj 2	1d	1d	18d	0	Alexey
26	Debug the RX TX vhdl part	maj 2	maj 2	1d	1d	18d	0	Amit
27	Try out the RotatingBuffer again	maj 4	maj 12	2d	6d 2h	10d 1h	0	Alexey, Amit, Mathias

9/	Complete
\vdash	00
_	00
9	
_	00
_	00
_	00
_	00
_	00
8	
1	00
-	00
9	
0	
0 5	
8	
0	
0	
0	
0	
_	00
0	00
- 1	

Name	Short name	Tyne	Group	Email	Cost
Shwan Ciyako	Shwan	Work	oup		0
Mathias Lundell	Mathias	Work			0
Alexey	Alexey	Work			0
Danijel R	Danijel	Work			0
Robin Andersson	Robin	Work			0
Amit Kulkani	Amit	Work			0
Anandhavel S	Anand	Work			0