

2	:	
0,	27	
Week 30, 2	56	
l ee	2	
>	- 2	
	23 24 25 26 27	
	23	
	22 2	
_	2	
01.	21	
, 2	20	
25	6	
Week 29, 2011	-	
Š	18	
	17	
	9	
	10 11 12 13 14 15 16 17 18 19 20 21	
_	-1	
Week 28, 2011	14	
, 2	13	
58	7	
 		
Š	11	
	10	
	6	
	00	
011	7	
1,2	9	
27		
Week 27, 2011	2	
[×	4	
	т	
	7	
	Н	
1 [[30	
%	6	
26	3	
불	78	
Week 26, 2011	27	
	9	
	2 2	
	2.5	
	21 22 23 24 25 26 27 28 29 30 1	
👯	23	
2	5	
25,	2	
4		
Week 25, 2011	20	
	6	
	8	
	10 11 12 13 14 15 16 17 18 19 20	
	17	
Week 24, 2011	16	
5	2	
24,	-	
출	14	
We	13	
	2	
	1	
	1	
	10	
[] [6	
Week 23, 2011		
23,	- 00	
8	6 7	
№ [9	
	2	5
		5]
	4	and Danijel (75], Robin (75), Anand [50]
	Э	A A Discontinuo de la Contraction de la Contract
111	2	5)
25		(2) July 100 100 100 100 100 100 100 100 100 10
22,	-	bin bin
Week 22, 2011	31	n, t
% [30	, 5, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6,
	6	2) &
	3 2	يانوا
[28	and Danijel (75), Robin (75) Danijel, Robin, Anand
	27	•Robin, Anand
=	9	₹
20	5 2	يُ ا
4,	25	90
	24	▼
Week 21, 2011	21 22 23 24 25 26 27 28 29 30 31 1	
>	2 2	
	22	
1	7	
	, ,	

% Complete	100	0	80	95	100	0	100	100	100	50	10	10	95	0	0	0	0	0	0	0	0	0	0	0
Assigned to	Alexey	Robin	Amit	Amit, Anand	Shwan	Alexey	Alexey, Mathias	Amit, Anand	Danijel, Robin	Danijel, Robin	Danijel, Robin	Danijel, Robin	Anand, Shwan	Anand		Alexey, Mathias	Danijel, Robin	Alexey, Amit, Anand, Danijel, Mathias, Robin, Shwan	Amit	Anand, Robin	Anand, Danijel, Robin	Anand, Danijel, Robin	Alexey	Amit
Cost	0	0	0			0			0	0			0	0	0	0	0	0	0	0	0	0	0	0
Slack	25d	41d 3h	96E	34d	37d	41d 2h	25d	27d 2h	28d 1h	32d	pg	6d 2h	23d	15d	13d	13d	p6	7d 1h	7d	34			18d	18d
Duration	4d	1h	3d	4d	1d	2h	7d	3d 1h	4d 2h	2d	7d 2h	3d 1h	10d	N/A	р9	N/A	N/A	10d 2h	N/A	N/A	N/A	N/A	1d	1d
Work	4d 4	1h 1	3d 3	5d 4	1d 1	2h 2	14d 7	4d 3		2d 2	7d 2h 7	6d 3	14d 1	N/A	9 p9	N/A	N/A	15d 1	N/A	N/A	N/A	N/A	1d 1	1d 1
Finish	Apr 4	Mar 30	Apr 1							١		May 5	Apr 15	May 6	May 9	May 10	May 15	May 17	May 18	May 24	May 27	May 27	May 2	May 2
Start	Mar 30 A	Mar 30 M	Mar 30 A	Mar 30 A	Apr 5 A		Apr 5 A	l		Apr 11 A	1	May 2 M	Apr 4 Aı	May 6 M	May 2 M	May 10 M	May 16 M	May 3 M	May 18 M	May 24 M	May 27 M	May 27 M	May 2 M	May 2 M
Name	Verify Serialfilter.vhd	Avarerage can satuaret ?	Interface VB.net	interface vhdl M	ata types			imes tc vhdl parts		Calculate Transistor Dimensioning A		odels	Complete the FPGA code	Milstone: Verify the FPGA code	Formal verification of the system	Milstone: Submit Formal verification of the system	Milstone: Submit the Final VAMS results	Write The Final Report	Tolgate : Submit Final Report	Milstone: Final Presentation	Milstone: Exctract Pre Final Layout	Milstone: Exctract Final Layout	Debug the GainAmplifier	Debug the RX TX vhdl part
WBS	1	2	3	4	2		_	· ·		10	11	12	13	14	15	16	17	18	19	20	21	22	23	24