

2	:		
Week 30, 2	25 26 27	$ \dot{a} $	
\ \	26	52	
×	25		
	24	4	
	3.2		
	23	i i	
١.	18 19 20 21 22		
110	21		
, 2	50	02	
58	6	<u></u>	
Week 29, 2011	3 1		
>	17	<u> </u>	
	17		
	16	91	
	15	51	
1 =	4	4	
20	3		
28,	ä		
8	12		
Week 28, 2011	11		
	10 11 12 13 14 15 16 17		
	6		
_	∞		
01.	7		
7, 2	9	ω	
k 2	2	[s]	
Week 27, 2011			
->	4		
	Э	m	
	2	α	
Week 26, 2011	30	08	
, 2	6	6	
26	8		
l ¥	5		
Š	27		
	21 22 23 24 25 26 27 28 29 30 1	9 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7	
	25	52	
	4	7.	
	3 2		
201	2		
5,	22		
X			
Week 25, 2011	20	02	
<u> </u>	13 14 15 16 17 18 19 20		
		m	
	Ä		
Ι.	17		
Week 24, 2011	16	91	
1, 2	15	112	
\$ 57	4.	4	
lee/	3		
>	7		
	17	 	
	11	7	
	10 11 12	10	
111	6	0	
Week 23, 2011			
23	- ∞		
l ¥	7		
Š	9		
	5	503	
	4		
	Э	<u>₹</u>	
Week 22, 2011	2	Z	
12,	1		
X	31	31 Rob	
Nee	30	30 51, 13 51, 1	
-	6	<u>27</u> %	
	21 22 23 24 25 26 27 28 29 30 31 1	and Abanijel (751, Robin, Anand	
	72	0	
	27	ARobin, Anand → 0.00	
Week 21, 2011	26	26	
, 2(25	bin	
21	4	₹ 1	
l eek	3 2.	$\frac{ \alpha }{ \alpha }$	
Ž	23	 	
	22		
	21	11	
1	_		

% Complete	100	100	06	100	100	100	100	100	100	100	80	100	100	0	95	0	0	100	100	0	0	80	0	0	100	100	0		
Assigned to	Alexey	Robin	Amit	Amit, Anand	Shwan	Alexey	Alexey, Mathias	Anand	Danijel, Robin	Danijel, Robin	Danijel, Robin	Danijel, Robin	Anand, Shwan	Anand		Alexey, Mathias	Danijel, Robin	Alexey, Amit, Anand, Danijel, Mathias, Robin, Shwan	Amit, Shwan	Amit	Anand, Robin	Alexey, Anand, Robin	Anand, Danijel, Robin	Anand, Danijel, Robin	Alexey	Amit	Alexey, Amit, Mathias		
Cost As	Ale	S.	An	An	Sh	Ale	Ale	An	Da	Da	Da	Da	An	An		Ale	Da	Ale	An	An	An	Ale	An	An	Ale	An	Ale		
	0	3h 0	0	0	0	2h 0	0	0	1h 0	0	0	3h 0	0	0	0	0	0	.h 0	0	0	0	h 0	0	0	0	0	1h 0		
ו Slack	29d	41d	39d	29d	37d	41d 2h	29d	22d	30d 1h	32d	p6	9d 3h	27d	15d	17d	13d	p ₆	6d 1h	1 _d	7д	3d	1 6d 2h			180	18d	10d 1h		
Duration	44	1h	3d	44	14	2h	р2	8d 3h	4d 2h	2d	7d 2h	2d	10d	N/A	2d	N/A	N/A	10d 2h	2d	N/A	N/A	2h 40min	N/A	N/A	1d	1d	6d 2h		
Work	44	1h	3d	2 d	14	2h	14d	4 d	1 4	2d	7d 2h	4d	14d	N/A	2d	N/A	N/A	15d	2d	N/A	N/A	2d	N/A	N/A	14	14	2d		
Finish	Apr 4	Mar 30	Apr 1	Apr 4	Apr 5	Mar 30	Apr 13	Apr 26	Apr 5	Apr 12	May 13	May 4	Apr 15	Мау 6	Мау З	May 10	May 15	May 17	May 17	May 18	May 24	May 18	May 27	May 27	May 2	May 2	May 12		
Start	Mar 30 /	Mar 30	Mar 30 /	Mar 30 /	Apr 5 /	Mar 30	Apr 5	Apr 14 /	Mar 30 /	Apr 11 /	May 4	May 2	Apr 4	May 6	May 2	May 10	May 16	May 3	May 16	May 18	May 24 N	May 17	May 27	May 27	May 2	May 2	May 4		
Name	Verify Serialfilter.vhd	Avarerage can satuaret ?	Interface VB.net	interface vhdl M	clean up the data types	databuffer M	Verify EQ main	Testbench the rx tc vhdl parts	Verify Driver Stage	Calculate Transistor Dimensioning	Creat Full custom Layout (Analog)	Creat Mixed Signal Verification models	Complete the FPGA code	Milstone: Verify the FPGA code	verification of the system	Milstone: Submit Formal verification of the system	Milstone: Submit the Final VAMS results	Write The Final Report	Write The Final Report - project	Tolgate : Submit Final Report	Milstone: Final Presentation	Final Presentation	Milstone: Exctract Pre Final Layout	Milstone: Exctract Final Layout	Debug the GainAmplifier	Debug the RX TX vhdl part	Try out the RotatingBuffer again M		
WBS	1	2	е	4	2	9	7	ω	6	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	56	27		