Introduction (1) Set-Associative Caches (1) Set-Associative Caches (2) Our address translation might involve another component, the In the previous lecture, we looked at two basic cache designs: set offset selects which item in the set the address maps onto. A set-associative cache combines ideas from previous designs: Direct-manned caches are simple to build but have relatively had ▶ We could select a random set to put data in or, since the sets The address is used to find a single cache set. are small use I RU: · Associative caches improved performance but took a lot of Each cache set consists of a small number of cache lines. hardware to build · Within each set, searching for an address is fully associative. ► The idea here is to examine a trade-off between these two. Usually, we say such a cache is n-way set-associative. designs, a set-associative cache. ► That is, there are n places a data item can reside in each set. We also need to examine advanced methods for policy Set-associative caches offer a compromise or trade-off between · Or, we could steal some more of the address to determine the regarding use of the cache: other designs: set offset deterministically: The choice between write-through and write-around. The performance is close to an associative cache. The decision of if write-allocation is performed. The complexity is closer to a direct-mapped cache. Word Offset · Other design issues that require smaller decisions. Set Number Lan Page

COMS12200 : Computer Architecture COMS12200 : Computer Architecture DE LEURING COMS12200 : Computer Architecture 5044.2 Side 3 Set-Associative Caches (4) Set-Associative Caches (3) Writing Data (1) ► The result looks complicated, but just extends previous designs: So far we've ignored what happens when the processor wants An an example, consider a cache with 8 lines split into 2 sets to write data into memory: the processor issues the write as where the line size is 1 word and we use LRU to select lines usual, but what should the cache do? within a set ► There are two main problems we need to tackle: We feed it an address stream of 1 6 34 23 9 34 6 1 9 41 . If we update the data in the cache, what happens to the data stored in memory ? · What happens if the data we want to update isn't even in the cache at all ? ► What ever solutions we decide to use there is one key principle: This generates 6 cache misses and 4 cache hits: · We have matched the performance of the fully associative cache · We should maintain consistency between what is stored in the from the previous lecture cache and what it stored in memory. The hardware isn't too expensive since we are dealing with a But our design is much less expensive to build · That is, it should be impossible to get confused about the value lower, more constrained level of parallelism. of data. Ltan Page
DISTOIL COMS12200 : Computer Architecture CASE University of COMS12200 : Computer Architecture COMS12200 : Computer Architecture 5044.5 Writing Data (2) Writing Data (3) Writing Data (4) A write-back caches update the data in the cache, but does not What happens if the data we want to update is not in the cache A write-through cache updates the data in the cache, but also immediately write the data back to main memory. sends the write on to the main memory. · We can't simply store the new value in the cache. ► The hardware for a write-back cache is more complex: ► This is the simplest choice of policy: · Need to take into account that there may be other data in the · The cache has to remember that lines in the cache are · Since the cache and memory content is always the same, it is inconsistent with main memory same line always consistent . As well as the valid bit, write-back caches also have a dirty bit for There are three main choices: Need to be careful that we still improve performance of writes. · Write the data directly to main memory but don't alter any data in However, by ensuring consistency we have caused a lot of · When a block is evicted, the dirty bit is checked to see if it should unnecessary memory traffic: be written to main memory. · Fetch the data into the cache like a read, before completing the · If we perform a number of writes to the same address, there is write operation The write-back scheme removes the unnecessary bus traffic: no need to keep updating the memory. Allow partially full cache lines so we can write without fetching. · Now we only write to main memory when we really have to. University of Linn Page
UNIVERSITY OF COMMS12200 : Computer Architecture University of BRISTOL Design Issues (1) Design Issues (2) Design Issues (3) Often, hardware devices are accessed through the memory system: Consider the following example situation. ▶ Critical Word First These are often called memory manned devices. ▶ We have a 1 KB direct mapped cache with L = 256 lines and In this scheme we would load the words in the order 2, 3, 0, 1. · For example, writing to memory location 40 in main memory S = 4 words per-line Natural Word First might map through and turn on an LED somewhere. The processor issues the cache a load request for address 2. In this scheme we would load the words in the order 0.1.2.3. We need to be careful that our cache is transparent these The address 2 mans onto cache line 0. Clearly each has some advantages and disadvantages: davinos: Cache line 0 will hold the data for addresses 0.1.2 and 3. · A load instruction should cause exactly one read from the Loading the critical word first means the cache can complete the But the cache line doesn't currently hold this data. request from the processor faster since it doesn't need to wait for memory manned device ► So, the cache needs to load the four addresses 0, 1, 2 and 3 other loads from main memory. · A store instruction should cause exactly one write to the memory mapped device. from main memory to fill line 0. Loading the natural word first is much less complex to implement. Adjacent locations should not be accessed. The question is which order should we load the addresses ... Often, a cache bypass mode is included so that loads and stores can side-step the cache and go straight to main memory. Lan Page
Link Total
COMS12200: Computer Architecture DE LEURING COMS12200 : Computer Architecture COMS12200 : Computer Architecture 504x 11 584s 12 Building Real Caches (1) Building Real Caches (2) Building Real Caches (3) ► The MIPS R5000 processor: ► Where can a line be placed ? Direct-Mapped | Fully-Associative | Set-· One place (direct-mapped), a few places (set-associative), or Highest any place (fully-associative). Hit-retio Complexity Lowest Highest Medi How is a line found? Cost Medi Lowest Highest Direct indexing (direct-mapped), limited search (set-associative). or fully parallel search (fully-associative). ► The choice of cache design depends on a myriad of factors: Which line is replaced when a miss occurs? · Cost, power consumption, physical size, instruction mix, · Typically, either the least recently used (LRU) or a random expected hit-ratio, memory hierarchy organisation ... choice ► Usually there is no best solution, just a trade-off: ▶ How are writes handled? Typically, we might try to maximise hit-ratio per unit of physical · Each level in the hierarchy can use either write-through or space used. Which order are items in a line loaded or stored in ? ▶ 32 KB L1 instruction cache and 32 KB L1 data cache, both · Typically, either critical or natural word first. 2-way set-associative Dan Page Dan Page CAS University of CINC University of COMS12200 : Computer Architecture COMS12200 : Computer Architectus State O COMS12200 : Computer Architecture Further Reading Building Real Caches (4) Conclusions ► The MIPS R10000 processor: From these processor dies, you can see the caches are a massive proportion of the area! This highlights how important they are ... and underlines some ► Structured Computer Organisation of the problems: A.S. Tanenhaum Need a good compromise between space and performance: Pearson/Prentice-Hall, ISBN: 0-13-148521-0. set-associative caches give us this. Chapter 3.3 – Memory · Need a good set of operational policies; various choices, none Chapter 3.7 – Interfacing are the heet ! Chanter 4.5 – Improving Performance Once the hardware is in place, we need to write software which ie cacho conecious That is, although the cache is invisible to the programmer, we need to consider how it will react to our programs. 32 KB L1 instruction cache and 32 KB L1 data cache, both 2-way set-associative, 512 KB unified, direct-mapped L2 cache. Dan Page Dan Page Carlo University of CASE University of COMS12200 : Computer Architecture