Source Code:

Structural:

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.NUMERIC STD.ALL;
entity Register Transfer is
      port (B : in std logic vector(3 downto 0);
                  load, increment, clk, reset, Cin : in std logic;
                  Cout : out std logic;
                  A, Sum : inout std_logic_vector(3 downto 0));
end Register_Transfer;
architecture structure of Register Transfer is
      component register b is
            port (D : in std logic vector(3 downto 0);
                        clk, reset : in std logic;
                        Q : out std_logic_vector(3 downto 0));
      end component;
      component para_adder is
            port (A, B : in std_logic_vector(3 downto 0);
                        Cin : in std logic;
                        S : out std logic vector(3 downto 0);
                        Cout : out std logic);
      end component;
      component counter a is
            port (D : in std_logic_vector(3 downto 0);
                        load, increment, clk, reset : in std logic;
                        Q : out std_logic_vector(3 downto 0));
      end component;
      signal tmp: std_logic_vector(3 downto 0);
begin
      RB: register b port map(B, clk, reset, tmp);
      PA: para adder port map(tmp, A, Cin, Sum, Cout);
      RA: counter a port map(Sum, load, increment, clk, reset, A);
end structure;
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity register b is
      port( D : in std logic vector(3 downto 0);
                  clk : in std logic;
                  reset : in std logic;
                  Q : out std logic vector(3 downto 0));
end register b;
architecture structure ra of register b is
      component d flipflop is
            port( a, r, c : in std logic;
                        qq : out std logic);
      end component;
begin
      DFF1: d flipflop port map(D(0), reset, clk, Q(0));
      DFF2: d flipflop port map(D(1), reset, clk, Q(1));
      DFF3: d flipflop port map(D(2), reset, clk, Q(2));
      DFF4: d flipflop port map(D(3), reset, clk, Q(3));
end structure ra;
```

```
library ieee;
use ieee.std logic 1164.all;
entity d flipflop is
      port( a, r, c : in std logic;
                  qq : out std logic);
end d flipflop;
architecture behave_d of d_flipflop is
      signal qtemp : std_logic :='0';
begin
      qq <= qtemp;
      process(c, r)
      begin
            if(r = '1') then
                  qtemp <= '0';</pre>
            elsif(rising\_edge(c)) then
                  if(a = '0') then
                        qtemp <= '0';
                  else
                        qtemp <= '1';
                  end if;
            end if;
      end process;
end behave d;
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity para adder is
    Port ( A : in STD LOGIC VECTOR(3 downto 0);
           B : in STD LOGIC VECTOR(3 downto 0);
                    Cin : in STD LOGIC;
           S : out STD LOGIC VECTOR(3 downto 0);
           Cout : out STD LOGIC);
end para_adder;
architecture structure pa of para_adder is
      component fulladder
      port (x, y, z : in std logic;
                  sum, carry : out std logic);
      end component;
      signal C1, C2, C3 : std logic;
begin
      FA1: fulladder port map (A(0), B(0), Cin, S(0), C1);
      FA2: fulladder port map (A(1), B(1), C1, S(1), C2);
      FA3: fulladder port map (A(2), B(2), C2, S(2), C3);
      FA4: fulladder port map (A(3), B(3), C3, S(3), Cout);
end structure pa;
library ieee;
use ieee.std logic 1164.all;
entity fulladder is
      port (x, y, z : in std_logic;
                  sum, carry : out std logic);
end fulladder;
architecture structure f of fulladder is
      component halfadder
      port (a, b : in std logic;
                  m, n : out std logic);
      end component;
```

```
component orgate
      port (p, q : in std logic;
                  r : out std logic);
      end component;
      signal hs, hc1, hc2 : std logic;
begin
      HA1: halfadder port map (x, y, hs, hc1);
      HA2: halfadder port map (hs, z, sum, hc2);
      ORG: orgate port map (hc1, hc2, carry);
end structure f;
library ieee;
use ieee.std logic 1164.all;
entity halfadder is
      port (a, b : in std logic;
                  m, n : out std logic);
end halfadder;
architecture dataflow h of halfadder is
begin
      m \le a xor b;
      n \le a and b;
end dataflow h;
library ieee;
use ieee.std logic 1164.all;
entity orgate is
      port (p, q : in std logic;
                  r : out std logic);
end orgate;
architecture dataflow o of orgate is
      r <= p or q;
end dataflow o;
library ieee;
use ieee.std logic 1164.all;
use ieee.numeric std.all;
use ieee.std logic unsigned.all;
entity counter a is
      port (D : in std logic vector(3 downto 0);
                  load, increment, clk, reset : in std logic;
                  Q : out std logic vector(3 downto 0);
end counter a;
architecture structure c of counter a is
signal temp: std logic vector(3 downto 0) := x"0";
begin
      process(clk, reset)
      begin
            if(reset='1') then temp \leq x"0";
            elsif(rising edge(clk)) then
                  if (load='1') then temp <= D;
                  elsif(increment='1') then temp <= temp + x"1";
                  end if;
            end if;
      end process;
      Q \le temp;
      end structure c;
```

Behavioral:

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use ieee.numeric_std.all;
use ieee.std_logic_unsigned.all;
entity Register_Transfer_Behave is
      port (B : in std logic vector(3 downto 0);
                  load, increment, clk, reset, Cin: in std logic;
                  Cout : out std logic;
                  A, Sum : inout std logic vector(3 downto 0));
end Register Transfer Behave;
architecture Behavioral of Register Transfer Behave is
signal c : std logic := '0';
signal tmp : std logic vector(3 downto 0) := x"0";
begin
      process(A, B, c)
      begin
            for i in 0 to 3 loop
                  if(c = '0') then
                        Sum(i) \le A(i) xor B(i);
                        c \le A(i) and B(i);
                        Sum(i) \le not(A(i) xor B(i));
                        c \le A(i) \text{ or } B(i);
                  end if;
            end loop;
      end process;
      Cout <= c;
      process(clk, reset)
      begin
            if(reset='1') then tmp \leq x"0";
            elsif(rising edge(clk)) then
                  if(load='1') then tmp <= Sum;
                  elsif(increment='1') then tmp <= tmp + x"1";</pre>
                  end if;
            end if;
      end process;
      A \leq tmp;
end Behavioral;
Test Bench:
LIBRARY ieee;
USE ieee.std logic 1164.ALL;
USE ieee.numeric std.ALL;
ENTITY Register Transfer Behave tb IS
END Register_Transfer_Behave_tb;
ARCHITECTURE behavior OF Register Transfer Behave tb IS
    COMPONENT Register_Transfer_Behave
    PORT (
         B : IN std logic vector(3 downto 0);
         load : IN std logic;
         increment : IN std logic;
         clk: IN std logic;
         reset : IN std logic;
         Cin : IN std logic;
```

```
Cout : OUT std_logic;
A : INOUT std_logic_vector(3 downto 0);
         Sum : INOUT std_logic_vector(3 downto 0)
    END COMPONENT;
   signal B : std logic vector(3 downto 0) := (others => '0');
   signal load : std logic := '0';
   signal increment : std logic := '1';
   signal clk : std_logic := '0';
   signal reset : std_logic := '0';
   signal Cin : std_logic := '0';
   signal A : std logic vector(3 downto 0);
   signal Sum : std logic vector(3 downto 0);
   signal Cout : std logic;
   constant clk period : time := 10 ns;
      shared variable simend : boolean := false;
BEGIN
   uut: Register Transfer Behave PORT MAP (
          B \Rightarrow B
          load => load,
          increment => increment,
          clk => clk,
          reset => reset,
          Cin => Cin,
          Cout => Cout,
          A => A
          Sum => Sum
        );
   clk process :process
   begin
            while simend = false loop
                   clk <= not clk;</pre>
                   wait for clk period/2;
            end loop;
   end process;
   stim proc: process
   begin
            B <= "0110";
            wait for 400 ns;
            B <= "1001";
            wait for 300 ns;
            reset <= '1';
            wait for 200 ns;
            simend := true;
   end process;
      stim proc1: process
      begin
            wait for 100 ns;
            load <= not load;</pre>
            increment <= not increment;</pre>
      end process;
```

END;