Processor Logic Design

Lesson-11:

Topic	Lesson Learning Outcomes	Teaching- Learning Methodology	Assessm ent Method
Processor organization	 To understand the bus organization, memory organization, etc. To know the importance of scratchpad memory and accumulator register. Compare different processor organization 	Class Lecture Question and answer	Test, exams, quiz, etc


Introduction

□ Terminologies

- Processer unit (Datapath)
 - Processes digital data
- Control Unit
 - Specifies the operation to be performed by processor
- CPU
 - Combination of processor and control unit
- ALU
 - A combinational circuit which is able to perform arithmetic and logical operations.

☐Bus Organization


Perform



- ☐Scratchpad memory
 - Alternative to many registers a single memory unit can be used
 - Such memory unit is called scratchpad memory.
 - It is different from the main memory.
 - Figure shows a processor with scratchpad memory


☐ Scratchpad memory

Perform



☐ Two-port Scratchpad memory


Perform



□ Accumulator Register


- Different from other memory registers
- Used to perform serial addition

Perform



Generic Datapath

Perform




Lesson-12:

Topic	Lesson Learning Outcomes	Teaching- Learning Methodology	Assessm ent Method
Arithmetic unit	 To understand the design principles of arithmetic unit To design arithmetic unit with a given set of arithmetic operations. 	Class Lecture PBL (Solving some problems in class)	Test, exams, quiz, etc


☐ The ALU

- Multi-operational
 Combinational Circuit.
- Fig. Shows a n-bit ALU
- Design Steeps
 - Design of Arithmetic Unit.
 - Design of Logic Unit
 - Combine the above two.




☐ Design of Arithmetic Unit


- Basic component is a parallel-adder.
- Fig. shows a n-bit arithmetic circuit
- Basic operations to be performed by the full-adder
 - Addition
 - Subtraction
 - Increment
 - Decrement
 - Transfer




- ☐ Parallel-adder
 - Operations performed by changing only one variable of PA

Se	elect	Input	$\mathbf{F} = (\mathbf{A} +$	$(\mathbf{Y} + \mathbf{C}_{in})$
S₁	S ₀	Υ	$\mathbf{C}_{in} = 0$	C _{in} = 1
0	0	all 0s	G = A (transfer)	G = A + 1 (increment)
0	1	B	G = A + B (add)	G = A + B + 1
1	0	\overline{B}	$G = A + \overline{B}$	$G = A + \overline{B} + 1 $ (subtract)
1	1	all 1s	G = A - 1 (decrement)	G = A (transfer)







(c) A plus 1's complement of B




(e) Transfer A







(b) Addition with carry



(d) Subtraction




(f) Increment A




☐ Design of Arithmetic Unit

- To combine all this operations we need 2 selection variable along with carry.
 - Note that the operations can be performed only by changing the B input and the carry.
 - The selection circuit

I	npu	ts	Output
S_1	S_0	B_{i}	Y_i
0	0	0	$0 \mathbf{Y_i} = 0$
0	0	1	0
0	1	0	$0 \mathbf{Y}_{i} = \mathbf{B}_{i}$
0	1	1	1
1	0	0	$1 \mathbf{Y}_{i} = \overline{\mathbf{B}}_{i}$
1	0	1	0
1	1	0	1 $Y_i = 1$
1	1	1	1



(b) Map simplification: $Y_i = B_i S_0 + \overline{B}_i S_1$




☐ Design of Arithmetic Unit

- The logic diagram

$$X_i = A_i$$

$$Y_i = B_i s_0 + B_i' s_1 i = 1, 2, ..., n$$

]	Functions select		Y equals	Output equals	Function
s _l	20	$C_{\rm in}$	•		
0	0	0	0	F = A	Transfer A
0	0	1	0	F = A + 1	Increment A
0	1	0	В	F = A + B	Add B to A
0	1	1	В	F = A + B + 1	Add B to A plus 1
1	0	0	\overline{B}	$F = A + \overline{B}$	Add 1's complement of B to A
1	0	1	\vec{B}	$F = A + \bar{B} + 1$	Add 2's complement of B to A
1	1	0	All 1's	F = A - 1	Decrement A
l	1	1	All l's	F = A	Transfer A




Design other arithmetic circuit

- Example: Design an arithmetic circuit with
 - When s=0 perform A+B
 - When s=1 perform A-B
- Solution
 - A+B requires
 - C_{in}=0, X_i=A_i and Y_i=B_i
 - A-B requires
 - $C_{in}=1$, $X_i=A_i$ and $Y_i=B_i$

Design other arithmetic circuit

S=0: Perform A+B


S=1: Perform A-B



Lesson-13:

Topic	Lesson Learning Outcomes	Teaching- Learning Methodology	Assessm ent Method
Logical Unit and ALU	 To design of logical unit To design ALU by combining arithmetic and logic unit. 	Class Lecture PBL (Solving some problems in class)	Test, exams, quiz, etc


☐ Design of Logic Unit



s_1	s_0	Output	Operation
0	0	$F_i = A_i + B_i$	OR
0	1	$F_i = A_i \oplus B_i$	XOR
1	0	$F_i = A_i B_i$	AND
1	1	$F_i = A_i'$	NOT

(b) Function table

□Combining Arithmetic and Logic Unit



☐ How to Design More Efficient ALU

- Note
 - Full-adder with C_{in}=0 performs XOR
 - Table lists the possible operations

	5 1	<i>s</i> ₀	X_i	Y_i	C_i	$F_i = X_i \oplus Y_i$	Operation	Required operation
1	0	0	A,	0	0	$F_i = A_i$	Transfer A	OR
1	0	1	A_i	\boldsymbol{B}_{i}	0	$F_i = A_i \\ F_i = A_i \oplus B_i$	XOR	XOR
1	i	0	A_i	B_i'	0	$F_i = A_i \odot B_i$	Equivalence	AND
1	1	1	A_i	_	0	$F_i = A_i'$	NOT	NOT

- Therefore, more efficient ALU design may be possible

More Efficient ALU

- With $s_2 s_1 s_0 = 100$
 - Y_i=0, hence we need to change X_i from A_i to A_i+B_i
- With $s_2 s_1 s_0 = 110$
 - Lets make a similarity with previous case

s ₂	s ₁	<i>s</i> ₀	X_i	Y_i	C_i	$F_i = X_i \oplus Y_i$	Operation	Requ opera
1	0	0	A_i	0	0	$F_i = A_i$ $F_i = A_i \oplus B_i$	Transfer A	OI XO
1	1	1 N	A	D _i R'	n	$F_i = A_i \oplus B_i$ $F_i = A_i \odot B_i$	Fauivalence	AN
1	1	1	A_i	1	0	$F_i = A_i' \cup D_i$ $F_i = A_i'$	NOT	NC
							1 	

_	Required operation
_	OR
	XOR
	AND
	NOT
_	

Change X_i from A_i to A_i+K_i

$$F_i = X_i \oplus Y_i = (A_i + K_i) \oplus B_i' = A_i B_i + K_i B_i + A_i' K_i' B_i'$$

• Consider
$$K_i = B_i'$$

 $F_i = A_i B_i + B_i' B_i + A_i B_i B_i' = A_i B_i$

More Efficient ALU

Finally the inputs of the full adders are

$$X_{i} = A_{i} + s_{2}s'_{1}s'_{0}B_{i} + s_{2}s_{1}s'_{0}B'_{i}$$

$$Y_{i} = s_{0}B_{i} + s_{1}B'_{i}$$

$$Z_{i} = s'_{2}C_{i}$$


- If
$$s_2=0$$

$$X_i = A_i$$

$$Y_i = s_0 B_i + s_1 B_i'$$

$$Z_i = C_i$$


☐ More Efficient ALU



Lesson-14:

Topic	Lesson Learning Outcomes	Teaching- Learning Methodology	Assessm ent Method
Status register and shifter in ALU	 To understand the design principle of Complete ALU and its components To know the importance and use of status register in ALU. To design shift register by using combinational circuit. 	Class Lecture PBL (Solving some problems in class)	Test, exams, quiz, etc

☐Status Register




□Status bits after subtraction of two unsigned numbers (**A-B**)

Relation	Condition of status bits	Boolean function
A > B	C = 1 and $Z = 0$	CZ'
$A \geqslant B$	C = 1	C
A < B	C = 0	C'
$A \leq B$	C = 0 or $Z = 1$	C' + Z
A = B	Z = 1	Z
$A \neq B$	Z = 0	Z'

☐The Shift Unit

- Connected after ALU.
 - Bidirectional Shift register with parallel load can be used.
 - But it requires 3 clock-pulses
 - A combination circuit that can perform shift operation is a good choice
 - Requires only one clock-puls.

□Combinational Shift Unit




☐Function table of the shifter

H_1	H_0	Operation	Function		
0	0	$S \leftarrow F$	Transfer F to S (no shift)		
0	1	$S \leftarrow \operatorname{shr} F$	Shift-right F into S		
ì	0	$S \leftarrow \text{shi } F$	Shift-left F into S		
1	1	$S \leftarrow 0$	Transfer 0's into S		

□Barrel shifter


- Often the data must be shifted more than one bit position in a single clock cycle.
- A barrel shifter iss designed to do this as shown in Fig.




Lesson-15:


Topic	Lesson Learning Outcomes	Teaching- Learning Methodology	Assessm ent Method
Processor Unit	 To construct a processor unit by using the designed ALU To understand the control word of processor and how they can use to perform various microoperations 	Class Lecture Question and answer	Test, exams, quiz, etc

□Block Diagram





□Block Diagram with functions



			Function of selection variables						
	Binary code		A	В	D	F with $C_{\rm in} = 0$	F with $C_{in} = 1$	Н	
0 0 0 0 0 1 1	0 0 1 1 0 0	0 1 0 1 0	Input data R1 R2 R3 R4 R5	Input data R1 R2 R3 R4 R5	None R1 R2 R3 R4 R5	$A, C \leftarrow 0$ $A + B$ $A - B - 1$ $A - 1$ $A \vee B$ $A \oplus B$	$A + 1$ $A + B + 1$ $A - B$ $A, C \leftarrow 1$ $-$	No shift Shift-right, $I_R = 0$ Shift-left, $I_L = 0$ 0's to output bus Circulate-right with C Circulate-left with C	
1	1	0 1	R6 R7	R6 R7	R6 R7	$\overline{A} \wedge B$		—	

34

□Examples of Micro-operations

	Control word							
Microoperation	A	В	B D		C_{in}	Н	Function	
$R1 \leftarrow R1 - R2$	001	010	001	010	1	000	Subtract R2 from R1	
R3 - R4	011	100	000	010	1	000	Compare R3 and R4	
$R5 \leftarrow R4$	100	000	101	000	0	000	Transfer R4 to R5	
$R6 \leftarrow Input$	000	000	110	000	0	000	Input data to R6	
Output $\leftarrow R7$	111	000	000	000	0	000	Output data from R7	
$R1 \leftarrow R1, C \leftarrow 0$	001	000	001	000	0	000	Clear carry bit C	
$R3 \leftarrow \text{shl } R3$	011	011	011	100	0	010	Shift-left $R3$ with $I_L = 0$	
$R1 \leftarrow \operatorname{crc} R1$	001	001	001	100	0	101	Circulate-right R1 with carry	
$R2 \leftarrow 0$	000	000	010	000	0	011	Clear R2	

□Other operations


- How to shift the contents of a specific register?
- How to clear a specific register?
 - There are several ways to perform these operations
 - We need to find the simplest one.

Lesson-16:

Topic	Lesson Learning Outcomes	Teaching- Learning Methodology	Assessm ent Method
Design of Accumulator	 To identify the requirements of accumulator design To design an accumulator using JK flipflop. 	Class Lecture Question and answer	Test, exams, quiz, etc

□ Accumulator

 Not only the 'register A' but the combinational circuit is also a part of the accumulator.



□ Accumulator

- A multi-functional register
 - Not only perform the operations of commonly used register.
 - It should be perform all the micro-operations in a processor unit.
 - Also termed as multipurpose operational register.
 - The design of accumulator is dependent on the number of micro-operations it should be performed.

☐ List of micro operations for an accumulator

Control variable	Microoperation	Name
<i>p</i> ₁	$A \leftarrow A + B$	Add
p_2	$A \leftarrow 0$	Clear
p_3	$A \leftarrow \overline{A}$	Complement
p_4	$A \leftarrow A \wedge B$	AND
p_5	$A \leftarrow A \lor B$	OR
p_6	$A \leftarrow A \oplus B$	Exclusive-OR
p_7	$A \leftarrow \operatorname{shr} A$	Shift-right
p_8	$A \leftarrow \text{shl } A$	Shift-left
p_9	$A \leftarrow A + 1$	Increment
- ′	If $(A = 0)$ then $(Z = 1)$	Check for zero

□Design procedure

- Each stage of the accumulator should be designed separately
 - Stages A_i should connected in sequence i=1,...,n.
 - Each stage should be deigned with a flip-flop
 - In this example we will use JK flip-flop,
 - Characteristics of JK flip-flop


$$Q(t+1) = JQ \Box + K Q$$

Control variables should be mutually exclusive.

□Design procedure

- Add B to A
 - Control variable p_1

Present state	Inp	uts	Next state	-	o-flop puts	Output
A_i	B_i	C_i	A_i	JA_i	KA_i	C_{i+1}
0	0	0	0	0	X	0
0	0	1	1	1	X	0
0	1	0	1	1	X	0
0	1	1	0	0	X	1
1 1	0	0	1	X	0	0
1 1	0	1	0	X	1	1
1 1	ì	0	0	X	1	1
1	1	Ì	1	X	0]]



$JA_i = B_iC_i' +$	$\vdash B_i'C_i$
--------------------	------------------

Х	X	X	X
	1		1

!	1	
1	1	ı

$$KA_i = B_i C_i' + B_i' C$$

$$KA_i = B_i C_i' + B_i' C_i$$
 $C_{i+1} = A_i B_i + A_i C_i + B_i C_i$

□ Design procedure

- Add **B** to **A** (control variable p_1)
 - The Boolean function with control variable

$$JA_i = B_i C_i' p_1 + B_i' C_i p_1$$

$$KA_i = B_i C_i' p_1 + B_i' C_i p_1$$

$$C_{i+1} = A_i B_i + A_i C_i + B_i C_i$$

□ Design procedure

- Clear A (p_2)
 - We need only apply control variable to K. Q(t+1) = JQ + KQ
 - The Boolean function

$$JA_i = 0$$
$$KA_i = p_2$$


- Complement (p_3)
 - The Boolean function

$$JA_i = p_3$$
$$KA_i = p_3$$

□Design procedure


$- AND (p_{A})$

Present state Input		Next state		-flop uts
A_i	B_i	A_i	JA_i	KA_i
0	0	0	0	X
0	1	0	0	X
1	0	0	X	1
1	1	1	X	0



- OR (p_5)

Present state Input		Next state	Flip-flop inputs		
	A_i	B_i	A_i	JA_i	KA_i
	0	0	0	0	X
	0	1	1	1	X
	1	0	1	X	0
	1	1	1	X	0



□Design procedure


 $- XOR (p_6)$

Present state	Input	Next state	Flip-flog	
A_i	B_i	A_i	JA_i	KA_i
0	0	0	0	X
0	i	1	1	X
1	0	1	X	0
1	1	0	X	1

- Shift right
$$(\boldsymbol{p}_7)$$
 $JA_i = A_{i+1}p_7$
 $KA_i = A'_{i+1}p_7$


- Shift left
$$(\boldsymbol{p}_8)$$
 $JA_i = A_{i-1}p_8$ $KA_i = A'_{i-1}p_8$

- ☐ Design procedure
 - Increment (p_9)
 - Similar with synchronous counter of fig. 7-17



□ Design procedure

Check for zero (Z)



$$z_{i+1} = z_i A_i' \qquad i = 1, 2, \dots, n$$

$$z_1 = 1$$

$$z_{n+1} = Z$$

□Design procedure

- One stage of accumulator

$$JA_{i} = B_{i}C'_{i}p_{1} + B'_{i}C_{i}p_{1} + p_{3} + B_{i}p_{5} + B_{i}p_{6} + A_{i+1}p_{7} + A_{i-1}p_{8} + E_{i}$$

$$KA_{i} = B_{i}C'_{i}p_{1} + B'_{i}C_{i}p_{1} + p_{2} + p_{3} + B'_{i}p_{4} + B_{i}p_{6} + A'_{i+1}p_{7}$$


$$+ A'_{i-1}p_{8} + E_{i}$$

$$C_{i+1} = A_{i}B_{i} + A_{i}C_{i} + B_{i}C_{i}$$

$$E_{i+1} = E_{i}A_{i}$$


$$z_{i+1} = z_{i}A'_{i}$$

- Design procedure
 - One stage of accumulator



☐ Design procedure

- Complete accumulator
- 4-bit accumulator with 4 stages



Lesson-17:

Topic	Lesson Learning Outcomes	Teaching- Learning Methodology	Assessm ent Method
Solving problems of Chapter-9	To improve the problem solving skills	Class Lecture Homework	Test, exams, quiz, assignment, etc