Register Transfer Logic


Lesson-4:

Topic	Lesson Learning Outcomes	Teaching-Learning Methodology	Assessment Method
Introduction to Register transfer Logic, Inter-register transfer	 To understand the modular approach and Operation of Digital system To get overview of Register transfer operations To use the register transfer language or HDL to represent digital systems and vice versa. 	Class Lecture, Question and answer	Test, exams, quiz, etc


■ Modular approach


- Design Large digital systems for example processor unit of computers
 - Difficult to use state table
 - Large number of states
 - Use modular approach to simplify the design
 - The system is partitioned into modular subsystem
 - Each subsystem performs specific tasks
 - The subsystems are interconnected to form a complete digital system.

A 4-bit Register




 A 4-bit Register with Parallel Load





- The register transfer operations of digital systems are specified by the following three basic components:
 - 1. the set of registers in the system
 - 2. the operations that are performed on the data stored in the registers
 - **3.** the control that supervises the sequence of operations in the system.



□ Register Transfer Logic


- Describe a digital system is concise and precise manner
 - Registers are primitive components of digital system
 - Use a set of expressions and statements
 - Similar to a programming language
 - The subsystems are interconnected to form a complete digital system.

☐ Basic operations of a digital system

- 1. The set of registers and their operations
 - Registers, counters, memory units, etc.
- 2. Binary information stored in the registers
 - Numbers, characters, etc.
- 3. Operations performed on the information
 - Arithmetic, logic, shift, etc.
- 4. Control function that initiates the operations
 - Binary variables that initiates a operation condition on its state.

- □ Register Transfer Language (RTL) or Hardware Description Language (HDL)
 - Symbolic notations to represents the basic operations
 - Contains statements
 - Control functions
 - Control conditions and timing sequences
 - List of micro-operations

☐ Most common ways to represent a register



☐ The replacement operator

$$\mathbf{A} \leftarrow \mathbf{B}$$

- Contains of register B transfer to register A
- The contains of B do not change after transfer
- The transfer operation performed in every clock pulse
- But we do not want to perform the operation in every clock pulse
 - A predetermined condition is applied.

□ Control Function

- A Boolean function with value 0 or 1.
- Control function is terminated with a colon and represented as


$$x'T_1: \mathbf{A} \leftarrow \mathbf{B}$$

 The transfer operation is executed by the hardware only when the control Boolean function is 1.

□ Control Function

Hardware implementation of K1: R2 ← R1

if
$$(K_1 = 1)$$
 then $(R2 \leftarrow R1)$



☐ Basic symbols of register transfer operations

Symbol	Description	Examples
Letters (and numerals) Denotes a register	AR, R2, DR, IR
Parentheses	Denotes a part of a register	R2(1), R2(7:0), AR(L)
Arrow	Denotes transfer of data	$R1 \leftarrow R2$
Comma	Separates simultaneous transfers	$R1 \leftarrow R2, R2 \leftarrow R1$
Square brackets	Specifies an address for memory	$DR \leftarrow M[AR]$

□ Textbook RTL, VHDL, and Verilog Symbols for Register Transfers

Operation	Text RTL	VHDL	Verilog
Combinational assignment	=	<= (concurrent)	assign = (nonblocking)
Register transfer	\leftarrow	<= (concurrent)	<= (nonblocking)
Addition	+	+	+
Subtraction	_	_	_
Bitwise AND	\wedge	and	&
Bitwise OR	\vee	or	
Bitwise XOR	\oplus	xor	٨
Bitwise NOT	- (overline)	not	~
Shift left (logical)	SI	sll	<<
Shift right (logical)	Sr	srl	>>
Vectors/registers	A(3:0)	A(3 down to 0)	A[3:0]
Concatenation		&	$\{,\}$

Lesson-5:

Topic	Lesson Learning Outcomes	Teaching-Learning Methodology	Assessment Method
Arithmetic, Logic and Shift microoperation, conditional control statement, Representation of binary data.	 To implement the Arithmetic, Logic and Shift microoperation with H/W and HDL To implement conditional control statement in H/W and HDL To review the representation of binary data. 	Class Lecture PBL (Solving some problems in class)	Test, exams, quiz, etc

■ Most Commonly Used Micro-operations

- Inter-register transfer micro-operations
- Arithmetic micro-operations
- Logic micro-operations
- Shift micro-operations


☐ List of operations

Symbolic Designation	Description
$R0 \leftarrow R1 + R2$ $R2 \leftarrow \overline{R2}$	Contents of <i>R</i> 1 plus <i>R</i> 2 transferred to <i>R</i> 0 Complement of the contents of <i>R</i> 2 (1s complement)
$R2 \leftarrow \overline{R2} + 1$	2s complement of the contents of R2
$R0 \leftarrow R1 + \overline{R2} + 1$	R1 plus 2s complement of R2 transferred to R0 (subtraction)
$R1 \leftarrow R1 + 1$ $R1 \leftarrow R1 - 1$	Increment the contents of $R1$ (count up) Decrement the contents of $R1$ (count down)


Note that, arithmetic operations multiply (*) and divide (/) are not listed here

☐ Implement the following micro-operations

$$\overline{X}K_1$$
: $R1 \leftarrow R1 + R2$
 XK_1 : $R1 \leftarrow R1 + \overline{R2} + 1$




□4-Bit Binary Counter with Parallel Load



☐ Implement the following micro-operations

 T_2 : $A \leftarrow A + B$

 T_5 : $A \leftarrow A + 1$



Logic Micro-operations

□ List of operations

Symbolic Designation	Description
$R0 \leftarrow \overline{R1}$ $R0 \leftarrow R1 \land R2$ $R0 \leftarrow R1 \lor R2$ $R0 \leftarrow R1 \oplus R2$	Logical bitwise NOT (1s complement) Logical bitwise AND (clears bits) Logical bitwise OR (sets bits) Logical bitwise XOR (complements bits)


Shift Micro-operations


□ List of operations

		Eight-	Bit Examples
Туре	Symbolic Designation	Source R2	After Shift: Destination <i>R</i> 1
Shift left	$R1 \leftarrow \text{sl } R2$	10011110	00111100
Shift right	$R1 \leftarrow \operatorname{sr} R2$	11100101	01110010

Shift Micro-operations

☐ Bidirectional Shift Register with Parallel Load





$$\overline{S}_1 \cdot S_0$$
: $Q \leftarrow \operatorname{sl} Q$
 $S_1 \cdot \overline{S}_0$: $Q \leftarrow \operatorname{sr} Q$
 $S_1 \cdot S_0$: $Q \leftarrow D$

Implement $R0 \leftarrow \operatorname{sr} R0, R1 \leftarrow \operatorname{sl} R2$

Conditional Control Statements

- □ Syntax
 - P: if (condition) than [micro-operations] else [micro-operations
- ☐ Example

$$T_2$$
: If $(C = 0)$ then $(F \leftarrow 1)$ else $(F \leftarrow 0)$

Equivalent Statements (if C is one bit)

$$C'T_2$$
: $F \leftarrow 1$

$$CT_2$$
: $F \leftarrow 0$

Equivalent Statements (if C is not one bit)

$$x = C_1'C_2'C_3'C_4' = (C_1 + C_2 + C_3 + C_4)'$$


$$xT_2$$
: $F \leftarrow 1$

$$x'T_2$$
: $F \leftarrow 0$

Conditional Control Statements

□ Example

$$\overline{X}K_1$$
: $R1 \leftarrow R1 + R2$
 XK_1 : $R1 \leftarrow R1 + \overline{R2} + 1$



□ Example

A register A is to implement the following register transfers:

AND:
$$A \leftarrow A \land B$$

EXOR: $A \leftarrow A \oplus B$
OR: $A \leftarrow A \lor B$

- Unless specified otherwise, we assume that
 - 1. Only one of AND, EXOR, and OR is equal to 1, and
 - 2. For all of AND, EXOR, and OR equal to 0, the content of A remains unchanged.
 - A simple design approach for a register cell with conditions 1 and 2 uses a register with parallel load constructed from D flipflops with Enable (EN = LOAD)

LOAD = AND + EXOR + OR

$$D_i = A(t + 1)_i = \text{AND} \cdot A_i B_i + \text{EXOR} \cdot (A_i \overline{B}_i + \overline{A}_i B_i) + \text{OR} \cdot (A_i + B_i)$$

□ Example (cont...)

- A more complex approach is to design directly for D flip-flops using a sequential circuit design approach
- The State Table and Flip-Flop Inputs

Present State A	Next State A(t + 1)						
	` ,	•	` ,	(EXOR = 1) (B = 0)	`	•	,
0 1	0 1	0 1	1 1	0 1	1 0	0 0	0 1

The corresponding flip-flop input equation is written as

$$D_{i} = A(t+1)_{i} = AND \cdot A_{i} \cdot B_{i} + EXOR \cdot (A_{i}\overline{B}_{i} + \overline{A}_{i}B_{i}) + OR \cdot (A_{i} + B_{i}) + \overline{AND} \cdot \overline{EXOR} \cdot \overline{OR} \cdot A_{i}$$

□ Example (Cont...)

- Rewrite D_i in terms of minterms of variables A_i and B_i :

$$D_{i} = (AND + OR + \overline{AND} \cdot \overline{EXOR} \cdot \overline{OR})(A_{i}B_{i}) + (EXOR + OR)(\overline{A}_{i}B_{i}) + (EXOR + OR)(\overline{A}_{i}B_{i})$$

$$+ \overline{AND} \cdot \overline{EXOR} \cdot \overline{OR})(A_{i}\overline{B}_{i}) + (EXOR + OR)(\overline{A}_{i}B_{i})$$

$$= (AND + OR + \overline{EXOR})(A_{i}B_{i}) + (EXOR + OR)$$

$$+ \overline{AND})(A_{i}\overline{B}_{i}) + (EXOR + OR)(\overline{A}_{i}B_{i})$$

Using C1, C2, and C3 as intermediate variables, we get

$$C_1 = OR + AND + \overline{EXOR}$$

 $C_2 = OR + EXOR$
 $C_3 = C_2 + \overline{AND}$
 $D_i = C_1A_iB_i + C_3A_i\overline{B}_i + C_2\overline{A}_iB_i$

□ Example (Cont...)


Design of Cell-i


$$C_{1} = OR + AND + \overline{EXOR}$$

$$C_{2} = OR + EXOR$$

$$C_{3} = C_{2} + \overline{AND}$$

$$D_{i} = C_{1}A_{i}B_{i} + C_{3}A_{i}\overline{B}_{i} + C_{2}\overline{A}_{i}B_{i}$$





□ Example

 A register A is to implement the following register transfers:

SHL:
$$A \leftarrow \operatorname{sl} A$$

EXOR: $A \leftarrow A \oplus B$
ADD: $A \leftarrow A + B$

- Unless specified otherwise, we assume that
 - 1. Only one of SHL, EXOR, and ADD is equal to 1, and
 - 2. For all of SHL, EXOR, and ADD equal to 0, the content of A remains unchanged.

Homework

Self Study

- ☐ Text book 2 Digital Logic and Computer Design (chapter 8)
- Section 8.5 : Fixed Point Binary Data
- Section 8.6 : Overflow
- Section 8.7 : Arithmetic Shift
- Section 8.8 : Decimal Data
- Section 8.9 :Floating Point Data
- Section 8.10 : Non-numeric Data

Lesson-6:

Topic	Lesson Learning Outcomes	Teaching-Learning Methodology	Assessment Method
Inter-register transfer	 To design busses with multiplexers and tristate buffers and use bus transfer operation To design memory transfer model 	Class Lecture, Question and answer	Test, exams, quiz, etc


Multiplexer-Based Transfers

□ Problem

Draw the block diagram to implement the following statements


$$T_1: \mathbf{C} \leftarrow \mathbf{A}$$


$$T_5: \mathbf{C} \leftarrow \mathbf{B}$$



Multiplexer-Based Transfers


- Use of Multiplexers to Select Between Two Registers
 - if (K1 = 1) then (R0→R1) else if (K2 = 1) then (R0 \rightarrow R2)
 - K1: R0 \rightarrow R1, K1' K2: R0 \rightarrow R2







Multiplexer-Based Transfers

☐ Generalization of Multiplexer Selection for *n* Sources




☐ The Bus Transfer Concept





☐ Single Bus versus Dedicated Multiplexers




Example of Bus Transfer

	Select			Load	
Register Transfer	S1	S0	L2	L1	.1 L0
$R0 \leftarrow R2$	1	0	0	0	1
$R0 \leftarrow R1, R2 \leftarrow R1$	0	1	1	0	1
$R0 \leftarrow R1, R1 \leftarrow R0$			Impossi	ble	

☐ High-Impedance Outputs


- Another method for constructing a bus involves a type of gate called a three-state buffer
 - In adition to 0 and 1, it provides a third output value referred to as the high-impedance state
 - Denoted by Hi-Z or just plain Z or z
 - The Hi-Z value behaves as an open circuit, the output appears to be disconnected internally



(a) Logic symbol


(b) Truth table

☐ Three-State Buffers Forming a Multiplexed Line OL





EN1	EN0	IN1	IN0	OL
0	0	Χ	Χ	Hi-Z
(S) 0	(\overline{S}) 1	Χ	0	0
0	1	Χ	1	1
1	0	0	Χ	0
1	0	1	Χ	1
1	1	0	0	0
1	1	1	1	1
1	1	0	1	
1	1	1	0	
	(b) T	ruth	table	,

☐ Three-State Bus versus Multiplexer Bus



input-output lines and symbol






(c) Three-state bus using registers with bidirectional lines

☐ Implementation of Bus Transfer

Implement the statement.


$$x'T_1: \mathbf{A} \leftarrow \mathbf{B}$$

- Select source 01
- Select destination 00
- Decoder enable 0



☐ Memory Transfer

Memory unit with two external register



Read operation

 $R: \mathbf{MBR} \leftarrow \mathbf{M}$

Write operation

 $W: \mathbf{M} \leftarrow \mathbf{MBR}$


☐ Memory Transfer

- Memory unit with multiple external registers
 - Multiple MAR form a address bus
 - Multiple MBR form a data bus
- Multiplexers are used to form a bus.
- Example read and write operations

$$R: \mathbf{B0} \leftarrow \mathbf{M[A3]}$$

$$W: \mathbf{M}[\mathbf{A1}] \leftarrow \mathbf{B2}$$

Memory transfer



Lesson-7:

Topic	Lesson Learning Outcomes	Teaching-Learning Methodology	Assessment Method
Instruction Code	 To distinguish between general purpose and special purpose digital system. To understand the instruction code format To know how Instruction codes are stored in memory. 	Class Lecture Question and answer	Test, exams, quiz, etc

☐ Special purpose digital system

- Performs a specific task
 - Sequence of micro-operations is fixed
 - Performs the same task over and over again.

☐ General purpose digital system

- Example, Digital computers.
 - Capable of executing various operations
 - Users can control the operations by using program
 - It has the ability to store and execute instructions
 - Called the stored program concept

□Instruction Code

- An instruction code is a group of bits that tell the computer to perform a specific operation.
- Usually divided into several parts
- The most basic part is operation part known as operation code (opcode).
 - A group of bits that define an operation such as
 - Add, subtract. multiply, shift, complement, etc.
 - n bit operation code is required for a given 2^n distinct operations.
 - Also contains the Address of memeory.

□ Instruction Code format

Operation-code

Operation-code

Operand

Operation-code

Address of operand

(a) Implied

EX: Clear, complement, transfer the contents of a register, etc


(b) Immediate operand

EX: Add, transfer the operand to a register, etc

(c) Direct address

EX: same as (b) except memory with address₄is used instead of register.

☐ Memory representation of instructions



☐ Micro-operation versus Macro-operations

- If the hardware requires only one control function then the operation is said to be micro-operation.
- If the hardware requires more than one control function then the operation is said to be macro-operation.
- To determine a register transfer statement is micro-operation of a macro-operation, we need to know the exact hardware configuration.

☐ Micro-operation versus Macro-operations

- Consider the statement of example (fig. 8.13)
- A ← operand micro- or macro-operation?
- It requires sequence of micro-operations
 - 1. Read the operation code from address 35
 - 2. Transfer the operation code to a transfer register
 - 3. The control decode the operation code and recognize it as an immediate operand instruction, so it read the operand from address 36.
 - 4. The operand read from memory is transferred into register A


□ Summary

- Register transfer method can be used for the following tasks
 - 1. Define computer instructions concisely by macrooperation statements.
 - 2. Describe operations without specific hardware implementation.
 - 3. Define internal organization of digital systems by using control function and micro-operations.
 - 4. Design a digital system by specifying the hardware and their interconnections.

Lesson-8 and 9:

Topic	Lesson Learning Outcomes	Teaching-Learning Methodology	Assessment Method
Design of a simple Computer	 To learn the step by step procedure of designing a computer with simple examples 	Class Lecture Homework	Test, exams, quiz, Assignment, etc

☐ Basic blocks of a simple computer



☐ List of registers for a simple computer

Symbol	Number of bits	Name of register	Function
MAR	8	Memory address register	Holds address for memory
MBR	8	Memory buffer register	Holds contents of memory word
A	8	A register	Processor register
R	8	R register	Processor register
PC	8	Program counter	Holds address of instruction
IR	8	Instruction register	Holds current operation code
T	3	Timing counter,	Sequence generator

☐ Three instructions of a simple computer

Operation code	Mne	monic	Description	Function
00000001 00000010 00000011	MOV LDI LDA	R OPRD ADRS	Move R to A Load OPRD into A Load operand specified by ADRS into A	$A \leftarrow R$ $A \leftarrow \text{OPRD}$ $A \leftarrow M[\text{ADRS}]$

□ Instruction fetch cycle

- PC initializes the first address of the program stored in memory
- Start switch follows basic pattern of sequences
 - An operation code (opcode) whose address is in PC is read from memory to MBR.
 - PC is incremented by 1
 - Opcode is transferred from BBR to IR to decode.
 - Timing variables are used as control function

□ Instruction fetch cycle

 Register transfer statements of instruction fetch cycle can be written as

```
t_0:MAR \leftarrow PCtransfer op-code addresst_1:MBR \leftarrow M, PC \leftarrow PC + 1read op-code, increment PCt_2:IR \leftarrow MBRtransfer op-code to IR
```

- Assume T starts with 000.
- T is incremented by 1 in every clock
- Instruction fetch cycle is same for all instructions

□ Execution of instructions

- At t_3 , the opcode is in IR and the output of the decoder is q_1 , q_2 or q_3 .
- If q_1 =1 then the computer execute the instruction **MOV R** as,

$$q_1t_3$$
: $A \leftarrow R, T \leftarrow 0$

□ Execution of instructions

– The instruction **LDI OPND** is executed if q_2 =1 as

 q_2t_3 : $MAR \leftarrow PC$

 q_2t_4 : $MBR \leftarrow M, PC \leftarrow PC + 1$

 q_2t_5 : $A \leftarrow MBR, T \leftarrow 0$

transfer operand address

read operand, increment PC

transfer operand, go to fetch cycle.

□ Execution of instructions

– The instruction **LDA ADRS** is executed if q_3 =1 as

$$q_3t_3$$
: $MAR \leftarrow PC$

 q_3t_4 : $MBR \leftarrow M, PC \leftarrow PC + 1$

 q_3t_5 : $MAR \leftarrow MBR$

 q_3t_6 : $MBR \leftarrow M$

 q_3t_7 : $A \leftarrow MBR, T \leftarrow 0$

transfer next instruction address

read ADRS, increment PC

transfer operand address

read operand

transfer operand to A, go to fetch cycle

☐ The register transfer statements

FETCH	t_0 :	$MAR \leftarrow PC$
	t_1 :	$MBR \leftarrow M, PC \leftarrow PC + 1$
	t_2 :	$IR \leftarrow MBR$
MOV	$q_1 t_3$:	$A \leftarrow R, T \leftarrow 0$
LDI	q_2t_3 :	$MAR \leftarrow PC$
	q_2t_4 :	$MBR \leftarrow M, PC \leftarrow PC + 1$
	q_2t_5 :	$A \leftarrow MBR, T \leftarrow 0$
LDA	q_3t_3 :	$MAR \leftarrow PC$
	q_3t_4 :	$MBR \leftarrow M, PC \leftarrow PC + 1$
	q_3t_5 :	$MAR \leftarrow MBR$
	q_3t_6 :	$MBR \leftarrow M$
	q_3t_7 :	$A \leftarrow MBR, T \leftarrow 0$

□ Design of computer


- The first step is scan the register transfer operations listed in table
 - Retrieve all the statements that perform the same micro operation.
- For example MAR ← PC appear 3 times
- Combine them into one statement as

$$t_0 + q_2 t_3 + q_3 t_3$$
: $MAR \leftarrow PC$

- Note:
 - Control functions are Boolean function hence, + in control statement is OR operation.

□ Design of computer

Implementation of MAR ← PC



Here,


$$x_1 = t_0 + q_2t_3 + q_3t_3 = t_0 + (q_2 + q_3)t_3$$

□ Design of computer

 There are 8 distinct micro operation can can be listed with control function as

$$x_1 = t_0 + q_2t_3 + q_3t_3$$
: $MAR \leftarrow PC$
 $x_2 = q_3t_5$: $MAR \leftarrow MBR$
 $x_3 = t_1 + q_2t_4 + q_3t_4$: $PC \leftarrow PC + 1$
 $x_4 = x_3 + q_3t_6$: $MBR \leftarrow M$
 $x_5 = q_2t_5 + q_3t_7$: $A \leftarrow MBR$
 $x_6 = q_1t_3$: $A \leftarrow R$
 $x_7 = x_5 + x_6$: $T \leftarrow 0$
 $x_8 = t_2$: $IR \leftarrow MBR$

- Finally the computer block diagram is



 $x_1 = t_0 + q_2t_3 + q_3t_3$: $MAR \leftarrow PC$ $x_2 = q_3t_5$: $MAR \leftarrow MBR$ $x_3 = t_1 + q_2t_4 + q_3t_4$: $PC \leftarrow PC + 1$ $x_4 = x_3 + q_3t_6$: $MBR \leftarrow M$ $x_5 = q_2t_5 + q_3t_7$: $A \leftarrow MBR$ $x_6 = q_1t_3$: $A \leftarrow R$ $x_7 = x_5 + x_6$: $T \leftarrow 0$ $x_8 = t_2$: $IR \leftarrow MBR$