Process Size = 4 Byte

Page Size = 2 Byte

Number of Priver Pages Required

For this Process = 4/2

>> Page No 0 0 1 +> Firest Two Bytes of the Process 1 2 3 > Last n " " "

Let, Main Memotry Size = 16 Byte Frame Size = Page Size = 2 Byte Nom of Freames = 16/2 = 8


We Can Storre

16 Bytes of Data
in this M.M.


Each Byte of

M.M can contain

one Byte of Data



Main Memorry



棚

Now CPU does not know about any info related to Paging.

Lets, CPU are executing this P1 Process.

CPU need each instruction/each byte

force executing the Process.

Let's, CPU wants Byte 3 of Process P1

Now this 3rd Byte of Process 1
may not treside in 3rd Byte of
M.M.

This 3rd B of Process 1 can be in any available Bytes of MM

Hetre CPU are generating address Page Number and Byte Number of Process 1

Vico Luc Page 1 Byte 3 pro 2906 U99 GION

But this address is not actual memorry address of Byte 3 of Process 11

Byte 3 actually stories in 9th Byte of Main Memorry.

MMU converts CPU generiated logical address into actual Physical Address of M.M

MMU uses Page Table to perctorem this conversion.

Page Table contains the frame numbers of M.M where this 34 ind Byte of Process 1 actually stories.

