

Let,

Process Size = 4 Byte

Page Size = 2 Byte

Number of Process Pages Required

For this Process =  $4/2$

= 2

→ Page No

0	0 1
1	2 3

First Two Bytes of the Process

1	2 3
---	-----

Last " " " "



Let, Main Memory Size = 16 Byte

Frame Size = Page Size = 2 Byte

Num of Frames ~~Frames~~ =  $16/2 = 8$

In account To Study Frame No

- \* We Can Store  
16 Bytes of Data  
in this M.M

			Frame No	
0	0	1	First	
1	2	3		Two Memory Bytes
2	4	5		
3	6	7		
4	8	9		
5	10	11		
6	12	13		
7	14	15		

- \* Each Byte of M.M can contain one Byte of Data



Now CPU does not know about any info related to Paging.

Lets, CPU are executing this P1 Process. CPU need each instruction / each byte for executing the Process.

Let's, CPU wants Byte 3 of Process P1

Now this 3rd Byte of Process 1  
may not reside in 3rd Byte of  
M.M.


This 3rd B. of Process 1 can be in any  
available Bytes of M.M.

Here CPU are generating address Page  
Number and Byte Number of Process 1

But this address is not actual memory  
address of Byte 3 of Process 1.

Byte 3 actually stores in 9th Byte of  
Main Memory.

MMU converts CPU generated logical  
address into actual Physical Address of  
M.M.



Let's Say,

0-th Byte of Process 1

will be stored at 4th Memory Byte of M.M.


1-th Byte in 5-th Byte of M.M

:



MMU uses Page Table to perform this conversion.

Page Table contains the frame number of M.M where this 3<sup>rd</sup> Byte of Process 1 actually stores.



From 1 bit, we get combination =  $2^1$   
From 2 bits,  $\rightarrow 4 = 2^2$

□ → either 0 or 1 → so 2 combinations  
one bit

so using n bits we can address  $2^n$  numbers of memory location.



Q

In the given example;

Page offset

Page size = 2 Bytes

That means each page contains 2 bytes.


so for addressing these 2 bytes of each page we need 1 bit.

Page Number

Page Number = 2

so hence, we again need 1 bit to address 2 Pages

## Logical Address:



so we have to convert logical address into physical address

• Logical address to memory


Page 0	0	1
Page 1	2	3

0		
1		
2	4	5
3		
4	8	9
5		
6		
7		

**1 | 1** → indicates second byte where page = 1

Each page contains 2 bytes. We use 0 to address first byte and 1 to address second byte of each process

Ques. Number of bits required to represent physical address depend upon the size of the Main Memory.



⇒ In the given example:


$$\text{Frame Size} = \text{Page Size} = 2$$

so Frame Contains 2 bytes.



To Address Two Bytes we need 1 bit

⇒ The M.M is 16 byte. We need 4 bytes to address this 16 byte.

⇒ The M.M contains 8 frames. To address 8 frames we need 3 bits.




translating of logical address to physical address




Then we give CPU the byte stored in 9th memory address byte in M.M

if CPU wants 1-th byte



$0101_2 = 5_{10} \Rightarrow$  so we pick byte from 5-th byte of M.M.

Let, Main Memory Access Time = M



1 M.M. access at addressing address +  
Access Time      1 M.M.  
Access Time

■ EMAT (Effective Memory Access Time)  $\Rightarrow$

average time it takes for the CPU to access data from the main memory.

■ If we map entire address-space directly to the physically possible memory addresses in M.M., then  $EMAT = M$

When we use paging, then

$$\text{EMAT} = M + M \rightarrow \begin{array}{l} \text{L.A to P.A} \\ \text{Access Data} \end{array}$$
$$= 2M$$

Though by using Paging, EMAT is higher than directed access, we use paging because of:

- \* enables processes to use more memory than physically available.

- \* memory isolation & protection.


- \* demand paging.

at O/P self stat esab fi smit spjts/p  
program nior self modif chab easson

## ■ TLB (Translation Look Aside Buffer)

- ↳ TLB used to reduce the time for accessing data using paging.
- ↳ TLB stores frequently accessed logical address and corresponding physical address. And thus reduce the main memory access time for "logical add. translation to physical A".
- ↳ TLB is a hardware like cache.
- ↳ So TLB access time is neglectable ( $t \ll M$ )

■ TLB stores the entries of currently running process. When context switching happens, all TLB entries will be invalid.



\* Hit means CPU find corresponding physical address of requested logical address. Miss means, no found → go to Page Table.

$$\text{III} \quad \text{Hit Rate} = \frac{\text{Number of TLB Hit}}{\text{Total Number of Memory Access Requests}}$$

**III** Hit Rate refers to the percentage of memory access requests for which the required translated P.A is found.

$$\text{IV} \quad \text{EMAT}_{\text{TLB}} =$$

$$\underbrace{(\text{Hit Rate}).(t + M)}_{\text{Incase of Hit}} + \underbrace{(1 - \text{Hit Rate}).(t + 2M)}_{\text{Incase of Miss}}$$

$$\text{IV} \quad M = 100 \text{ ns}, \text{ Hit Rate} = 90\%, t = 20 \text{ ns}$$


$$\text{EMAT}_{\text{TLB}} = ?$$



$$\begin{aligned} \text{EMAT}_{\text{TLB}} &= 0.90 * (20 + 100) + (1 - 0.9)(20 + 200) \\ &= 130 \text{ ns} \end{aligned}$$

**In Previous Example:**

Process Size = 4 Byte



(atid mi)  $\rightarrow$  4 L.A.

for a Process size of 4 Byte.

P	d	Logical Address Space
0	0	
0	1	
1	0	
1	1	

**Logical Address Space = Total Number of**

$$\text{L.A.} = 2^{\text{L.A.}}$$


hence, L.A. is of 2 bits. So  $L.A.S = 2^2 = 4$

\* L.A. is in bits. L.A.S ( $2^{\text{L.A.}}$ ) is Bytes

$\boxed{\text{Q1}} \quad \text{P.A.S} = 2^{\text{in Byte}}$

$\text{P.A.} \rightarrow \text{in bits}$

Hence, P.A. is of 4 bits. So  $\text{P.A.S} = 2^4 = 16$



$\boxed{\text{Q2}} \quad \text{Num of Pages, } N = \frac{\text{Total A.L.A.S (in bits)}}{\text{Page Size (in bits)}}$

# Bits required to Address  $N$  numbers of pages,  $P = \lceil \log_2 N \rceil$

# Bits required to Address each Byte of each page, Page offset ( $d$ ) =  $\lceil \log_2 (\text{Page size}) \rceil$

$\boxed{\text{Q3}} \quad \text{L.A.} \Rightarrow \boxed{P \quad d}$

■ Frame Size = Page Size

■ Number of frames =  $\frac{\text{Physical A. Space}}{\text{Page Size}}$

■ #Bits to Address M Frames,  $f = \lceil \log_2 M \rceil$

■ Physical Address =  $[f \mid d]$

For Page Table, Size =  $N * e$

Number of pages  $\rightarrow$  Number of possible pages  $\rightarrow$  Number of entries in Page Table

entry size

page A base  $\rightarrow$  address to physical address

[M<sub>1</sub>] at memory M consists of address

[6] 9 is established logically

so N is valid offset

Logical Address = 32 bits

Physical Address = 27 bits

Page Size = 4 KB

Page Table Entry Size = 3B

What is the Page Table Size?

⇒

$$L.A.S = 2^{32} \text{ Bits}$$

$$P.A.S = 2^{27} \text{ B}$$

$$N = \frac{2^{32} \text{ Bytes}}{4 \text{ KB}}$$

$$= \frac{2^{32} \text{ Bytes}}{2^2 \times 2^{10} \text{ Bytes}}$$

$$= \frac{2^{32}}{2^{12}} \text{ Bytes}$$

$$= 2^{32-12} = 2^{20} \text{ Bytes}$$

$$= 1 \text{ MB}$$

1 Byte =  $2^8$  bits

1 byte =  $2^0$  bytes

1 KB =  $2^{10}$  bytes

1 MB =  $2^{20}$  bytes

1 GB =  $2^{30}$  bytes

1 B = 8 =  $2^3$  bits

~~Page Table Size = 8 MB~~

Page Table Size = 1 MB \* 3 B

$$AS = 1 * 2^{20} B * 3 B$$

$$= 3 * 2^{20} B$$

$$= 3 \text{ MB}$$

④ e may not be given.

In that case,

Page Table Size = N = Num of Pages.

Q1

Logical Address = 64 bits

Page Size = 16 KB

Physical Memory Size = 8 GB

① What is the Page Table size / Num of Entries in a Single-level Page Table?

② Page Number & Page offset bit numbers?

$$\text{① Page Table Size, } N = \frac{\text{L.A.S}}{\text{Page Size}}$$

$$\begin{aligned} \text{L.A.S} &= 2^{\text{L.A.}} \\ &= 2^{64} \end{aligned}$$

$$\text{Page Size} = 16 \text{ KB} = 16 \times 2^{10} \text{ B} = 2^4 \times 2^{10} \text{ B}$$

$$= 16 \times 2^{10} \text{ B/Page}$$

$$= 4 \times 4 \times 2^{10} \text{ B} = 2^4 \times 2^{10} \text{ B/Page}$$

$$= 2^{14} \text{ B/Page}$$

$$\begin{aligned} \text{So, Num of Entries for Single-level P.T} &= \frac{2^{64}}{2^{14}} \text{ Page} \\ &= 2^{50} \text{ pages} \end{aligned}$$

So, Num of Pages =  $2^{50}$

② Num of Bits to represent Pages =

$$\lceil \log_2 50 \rceil = 50 \text{ bits}$$

Num of Bits required for Page offset =

$$\lceil \log_2 16 \text{ KB} \rceil$$

$$= \log_2 2^{14}$$

$$= 14 \text{ bits}$$

## IV Inverted Paging:

- ⇒ In single-level paging, if 10 processes are running in CPU currently, then 10 different page-table will be needed. Each page-table for each page.
- ⇒ Currently running processes' page-table must be in Main Memory.
- ⇒ So, we have to use Main Memory frames for storing many page-tables.
- ⇒ Storing multiple page-table (one PT for one Process) can lead to increased in Memory Usages. Thus, memory overflow can happen.
- ⇒ In inverted paging, a single global page-table will be shared by all processes. Hence, we do not use unique page-table for each process.

## ■ Number of Entries in

Inverted Page Table =  $\text{No. of Frames}$   
in M.M

## ■


If we want to find frame number

of logical address generated by CPU,

then we have to perform linear search  
for finding corresponding process's page  
number.

■ Linear Search is inefficient in case  
of time complexity.

■ So, inverted page table can reduce  
memory usage but also will lead to  
higher time complexity.




Q

$$P.A.S = 256 \text{ MB}$$

$$L.A.S = 4 \text{ GB}$$

$$\text{Frame Size} = 4 \text{ KB}$$



8 bytes

$$\text{Hence, frame size} = \text{page size} = 4 \text{ KB} = 2^{12} \text{ B}$$

$$\text{offset bit number} = \lceil \log_2 2^{12} \rceil \\ = 12 \text{ bits}$$


$$\text{Num of frames in } 256 \text{ MB M.M} = \frac{256 \text{ MB}}{4 \text{ KB}}$$

↳ required  
address

$$= \frac{2^8 \times 2^{20}}{2^3 \times 2^{10}} = 2^{28-12}$$

$$= 2^{16}$$

$$\text{Num of bits required to address } 2^{16} \text{ frames} = \lceil \log_2 2^{16} \rceil = 16 \text{ bits}$$



Physical Address  
PA = 2. A.P

4 GB = 2<sup>32</sup> bytes

Num of Pages =  $\frac{4 \text{ GB}}{4 \text{ KB}}$

$$\text{Num of Pages} = \frac{4 \times 2^{30}}{4 \times 2^{10}} = \frac{2^{30}}{2^{10}} = 2^{20}$$

$$\text{Page Number} = \\ = 2^{20}$$

Bits required to address  $2^{20}$  pages =  $\lceil \log_2 2^{20} \rceil$   
 $= \lceil 20 \rceil = 20 \text{ bits}$

offset bit number = 12 bits

