

## **General Description**

The MAX3000E/MAX3001E/MAX3002-MAX3012 8-channel level translators provide the level shifting necessary to allow data transfer in a multivoltage system. Externally applied voltages, VCC and VL, set the logic levels on either side of the device. Logic signals present on the V<sub>L</sub> side of the device appear as a higher voltage logic signal on the VCC side of the device, and vice-versa.

The MAX3000E/MAX3001E/MAX3002/MAX3003 use an architecture specifically designed to be bidirectional without the use of a directional pin.

The MAX3000E/MAX3001E/MAX3002/MAX3004-MAX3012 feature an EN input that, when low, reduces the VCC and V<sub>L</sub> supply currents to < 2μA. The MAX3000E/MAX3001E also have ±15kV ESD protection on the I/O VCC side for greater protection in applications that route signals externally. The MAX3000E operates at a guaranteed data rate of 230kbps. The MAX3001E operates at a guaranteed data rate of 4Mbps. The MAX3002-MAX3012 operate at a guaranteed data rate of 20Mbps over the entire specified operating voltage range.

The MAX3000E/MAX3001E/MAX3002-MAX3012 accept VL voltages from +1.2V to +5.5V and VCC voltages from +1.65V to +5.5V, making them ideal for data transfer between low-voltage ASICs/PLDs and higher voltage systems. The MAX3000E/MAX3001E/MAX3002-MAX3012 are available in 20-bump UCSP™, 20-pin TQFN (5mm x 5mm), and 20-pin TSSOP packages.

## **Applications**

**CMOS Logic-Level Translation** 

Cellphones

SPI™ and MICROWIRE™ Level Translation

Low-Voltage ASIC Level Translation

**Smart Card Readers** 

Cellphone Cradles

Portable POS Systems

Portable Communication Devices

Low-Cost Serial Interfaces

**GPS** 

Telecommunications Equipment

UCSP is a trademark of Maxim Integrated Products, Inc. SPI is a trademark of Motorola, Inc.

MICROWIRE is a trademark of National Semiconductor.

#### **Features**

- Guaranteed Data Rate Options 230kbps (MAX3000E) 4Mbps (MAX3001E) 20Mbps (MAX3002-MAX3012)
- ♦ Bidirectional Level Translation Without Using a Directional Pin (MAX3000E/MAX3001E/MAX3002/ MAX3003)
- **♦ Unidirectional Level Translation** (MAX3004-MAX3012)
- ♦ Operation Down to +1.2V on V<sub>L</sub>
- ♦ ±15kV ESD Protection on I/O V<sub>CC</sub> Lines (MAX3000E/MAX3001E)
- ♦ Ultra-Low 0.1µA Supply Current in Shutdown
- ♦ Low Quiescent Current (< 10μA)
- ♦ UCSP, TQFN, and TSSOP Packages


## **Ordering Information**

PART	TEMP RANGE	PIN- PACKAGE	PKG CODE
MAX3000EEUP	-40°C to +85°C	20 TSSOP	U20-3
MAX3000EEBP-T	-40°C to +85°C	4 x 5 UCSP	B20-1

Ordering Information continued at end of data sheet.

Note: All devices operate over the -40°C to +85°C operating temperature range.

## **Typical Operating Circuit**



Pin Configurations and Functional Diagrams appear at end of data sheet.

MIXIM

Maxim Integrated Products 1

#### **ABSOLUTE MAXIMUM RATINGS**

(All voltages referenced to GND.)
V <sub>C</sub> C0.3V to +6V
V <sub>L</sub> -0.3V to +6V
I/O V <sub>CC</sub> 0.3V to (V <sub>CC</sub> + 0.3V)
$I/O V_L$ 0.3V to $(V_L + 0.3V)$
EN, EN A/B0.3V to +6V
Short-Circuit Duration I/O V <sub>L</sub> , I/O V <sub>CC</sub> to GNDContinuous
Continuous Power Dissipation ( $T_A = +70$ °C)
20-Pin TSSOP (derate 7.0mW/°C above +70°C)559mW
20-Bump UCSP (derate 10mW/°C above +70°C)800mW
20-Pin 5mm x 5mm TQFN
(derate 20.0mW/°C above +70°C)1667mW

Operating Temperature Ranges	
MAX3001EAUP	40°C to +125°C
MAX300_EE_P	40°C to +85°C
MAX30E_P	40°C to +85°C
Junction Temperature	+150°C
Storage Temperature Range	65°C to +150°C
Lead Temperature (soldering, 10s)	+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **ELECTRICAL CHARACTERISTICS**

 $(V_{CC} = +1.65V \text{ to } +5.5V, V_L = +1.2V \text{ to } V_{CC}, EN = V_L \text{ (MAX3000E/MAX3001E/MAX3002/MAX3004-MAX3012)}, EN A/B = V_L \text{ or 0 (MAX3003)}, T_A = T_{MIN} \text{ to T}_{MAX}. Typical values are at V}_{CC} = +1.65V, V_L = +1.2V, \text{ and T}_{A} = +25^{\circ}C.) \text{ (Notes 1, 2)}$ 

PARAMETER SYMI		CONDITIONS	MIN	TYP	MAX	UNITS	
POWER SUPPLIES							
V <sub>L</sub> Supply Range	VL		1.2		Vcc	V	
V <sub>CC</sub> Supply Range	Vcc		1.65		5.50	V	
Supply Current from V <sub>CC</sub>	lavaa	I/O V <sub>CC</sub> _= 0, I/O V <sub>L</sub> _= 0 or I/O V <sub>CC</sub> _= V <sub>CC</sub> , I/O V <sub>L</sub> _= V <sub>L</sub> , MAX3000E/MAX3002–MAX3012		0.1	10	μA	
	lqvcc	$I/O \ V_{CC_{-}} = 0$ , $I/O \ V_{L_{-}} = 0$ or $I/O \ V_{CC_{-}} = V_{CC}$ , $I/O \ V_{L_{-}} = V_{L}$ , MAX3001E		0.1	50	μΑ	
Supply Current from V <sub>L</sub>	lQVL	I/O V <sub>CC</sub> _= 0, I/O V <sub>L</sub> _= 0 or I/O V <sub>CC</sub> _= V <sub>CC</sub> , I/O V <sub>L</sub> _= V <sub>L</sub> , MAX3000E/MAX3002–MAX3012		0.1	10		
		$I/O V_{CC_{-}} = 0$ , $I/O V_{L_{-}} = 0$ or $I/O V_{CC_{-}} = V_{CC}$ , $I/O V_{L_{-}} = V_{L}$ , MAX3001E		0.1	50	μА	
V <sub>CC</sub> Shutdown Supply Current	Ishdn-vcc	T <sub>A</sub> = +25°C, EN = 0, MAX3000E/MAX3001E/MAX3002/ MAX3004–MAX3012		0.1	2	μA	
		T <sub>A</sub> = +25°C, EN A/B = 0, MAX3003		0.1	2	,   '	
V <sub>L</sub> Shutdown Supply Current	ISHDN-VL	T <sub>A</sub> = +25°C, EN = 0, MAX3000E/MAX3001E/MAX3002/ MAX3004–MAX3012		0.1	2	μА	
		T <sub>A</sub> = +25°C, EN A/B = 0, MAX3003		0.1	2		

## **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{CC} = +1.65 V \text{ to } +5.5 V, \ V_L = +1.2 V \text{ to } V_{CC}, \ EN = V_L \ (MAX3000 E/MAX3001 E/MAX3002/MAX3004 - MAX3012), \ EN \ A/B = V_L \text{ or } 0 \ (MAX3003), \ T_A = T_{MIN} \text{ to } T_{MAX}. \ Typical values are at V_{CC} = +1.65 V, \ V_L = +1.2 V, \ and \ T_A = +25 ^{\circ}C.) \ (Notes 1, 2)$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
I/O V <sub>CC</sub> _ Three-State Output Leakage Current		T <sub>A</sub> = +25°C, EN = 0, MAX3000E/MAX3001E/MAX3002/ MAX3004–MAX3012		0.1	2	μA
Leakage Guirent		T <sub>A</sub> = +25°C, EN A/B = 0, MAX3003		0.1	2	
I/O V <sub>L</sub> Three-State Output Leakage Current		EN A/B = 0, MAX3003		0.1	2	μΑ
I/O V <sub>L</sub> _Pulldown Resistance During Shutdown		EN = 0, MAX3000E/MAX3001E/MAX3002/ MAX3004–MAX3012	4.59		8.30	kΩ
EN or EN A/B Input Leakage Current		T <sub>A</sub> = +25°C			1	μΑ
LOGIC-LEVEL THRESHOLDS	1					
I/O V <sub>L</sub> Input-Voltage High Threshold	VIHL				2/3 x V <sub>L</sub>	٧
I/O V <sub>L</sub> Input-Voltage Low Threshold	VILL		1/3 x V <sub>L</sub>			V
I/O V <sub>CC</sub> _ Input-Voltage High Threshold	VIHC				2/3 x V <sub>CC</sub>	V
I/O V <sub>CC</sub> _ Input-Voltage Low Threshold	VILC		1/3 x V <sub>CC</sub>			V
EN, EN A/B Input-Voltage High Threshold	VIH				V <sub>L</sub> - 0.4	V
EN, EN A/B Input-Voltage Low Threshold	VIL		0.4			V
I/O V <sub>L</sub> Output-Voltage High	Vohl	I/O V <sub>L</sub> source current = 20µA, I/O V <sub>CC</sub> ≥ V <sub>CC</sub> - 0.4V	V <sub>L</sub> - 0.4			V
I/O V <sub>L</sub> Output-Voltage Low	Voll	I/O $V_L$ sink current = $20\mu A$ , I/O $V_{CC}$ $\leq 0.4V$			0.4	V
I/O V <sub>CC</sub> _ Output-Voltage High	Vонс	I/O V <sub>CC</sub> source current = $20\mu$ A, I/O V <sub>L</sub> $\geq$ V <sub>L</sub> - $0.4$ V	V <sub>CC</sub> - 0.4			V
I/O V <sub>CC</sub> _ Output-Voltage Low	Volc	I/O V <sub>CC</sub> sink current = 20µA, I/O V <sub>L</sub> ≤ 0.4V			0.4	V
ESD PROTECTION						
I/O V <sub>CC</sub> _		Human Body Model, MAX3000E/MAX3001E		±15		kV

#### **TIMING CHARACTERISTICS**

 $(V_{CC} = +1.65 \text{V to } +5.5 \text{V}, V_L = +1.2 \text{V to } V_{CC}, EN = V_L \text{ (MAX3000E/MAX3001E/MAX3002/MAX3004-MAX3012)}, EN A/B = V_L \text{ or 0 (MAX3003)}, T_A = T_{MIN} \text{ to T}_{MAX}. \text{ Typical values are at V}_{CC} = +1.65 \text{V}, V_L = +1.2 \text{V}, \text{ and T}_A = +25 ^{\circ}\text{C}.) \text{ (Notes 1, 2)}$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
		$R_S = 50\Omega$ , $C_{VCC} = 50$ pF, MAX3000E, Figures 1a, 1b	400	800	1200		
I/O V <sub>CC</sub> _ Rise Time	tRVCC	$R_S = 50\Omega$ , $C_{VCC} = 50$ pF, MAX3001E, Figures 1a, 1b		25	50	ns	
		$R_S = 50\Omega$ , $C_{VCC} = 50$ pF, MAX3002–MAX3012, Figures 1a, 1b			15		
		$R_S = 50\Omega$ , $C_{VCC} = 50$ pF, MAX3000E, Figures 1a, 1b	400	800	1200		
I/O V <sub>CC</sub> _ Fall Time	tFVCC	$R_S = 50\Omega$ , $C_{VCC} = 50$ pF, MAX3001E, Figures 1a, 1b		25	50	ns	
		R <sub>S</sub> = 50Ω, C <sub>VCC</sub> = 50pF, MAX3002–MAX3012, Figures 1a, 1b			15		
		$R_S = 50\Omega$ , $C_{VL} = 50$ pF, MAX3000E, Figures 2a, 2b	400	800	1200		
I/O V <sub>L_</sub> Rise Time	t <sub>RVL</sub>	$R_S = 50\Omega$ , $C_{VL} = 50$ pF, MAX3001E, Figures 2a, 2b		25	50	ns	
		R <sub>S</sub> = 50Ω, C <sub>VL</sub> = 15pF, MAX3002–MAX3012, Figures 2a, 2b			15		
		$R_S = 50\Omega$ , $C_{VL} = 50$ pF, MAX3000E, Figures 2a, 2b	400	800	1200		
I/O V <sub>L_</sub> Fall Time	t <sub>FVL</sub>	$R_S = 50\Omega$ , $C_{VL} = 50$ pF, MAX3001E, Figures 2a, 2b		25	65	ns	
		R <sub>S</sub> = 50Ω, C <sub>VL</sub> = 15pF, MAX3002–MAX3012, Figures 2a, 2b			15		
		$R_S = 50\Omega$ , $C_{VCC} = 50$ pF, MAX3000E, Figures 1a, 1b			1000		
Propagation Delay (Driving I/O VL_)	I/O <sub>VL-VCC</sub>	$R_S = 50\Omega$ , $C_{VCC} = 50$ pF, MAX3001E, Figures 1a, 1b			50	ns	
		R <sub>S</sub> = 50Ω, C <sub>VCC</sub> = 50pF, MAX3002–MAX3012, Figures 1a, 1b			20	1	
		$R_S = 50\Omega$ , $C_{VL} = 50$ pF, MAX3000E, Figures 2a, 2b			1000		
Propagation Delay (Driving I/O V <sub>CC</sub> _)	I/Ovcc-vl	$R_S = 50\Omega$ , $C_{VL} = 50$ pF, MAX3001E, Figures 2a, 2b			50	ns	
		R <sub>S</sub> = 50Ω, C <sub>VL</sub> = 15pF, MAX3002–MAX3012, Figures 2a, 2b			20		

**Note 1:** All units are 100% production tested at T<sub>A</sub> = +25°C. Limits over the operating temperature range are guaranteed by design and not production tested.

Note 2: For normal operation, ensure that V<sub>L</sub> < V<sub>CC</sub>. During power-up, V<sub>L</sub> > V<sub>CC</sub> does not damage the device.

· \_\_\_\_\_NIXIN

#### **TIMING CHARACTERISTICS (continued)**

 $(V_{CC} = +1.65 V \text{ to } +5.5 V, \ V_L = +1.2 V \text{ to } V_{CC}, \ EN = V_L \ (MAX3000 E/MAX3001 E/MAX3002/MAX3004 - MAX3012), \ EN \ A/B = V_L \ or \ 0 \ (MAX3003), \ T_A = T_{MIN} \ to \ T_{MAX}. \ Typical values are at \ V_{CC} = +1.65 V, \ V_L = +1.2 V, \ and \ T_A = +25 °C.) \ (Notes 1, 2)$ 

PARAMETER	SYMBOL	CONDITIONS		TYP	MAX	UNITS	
		$R_S = 50\Omega$ , $C_{VCC} = 50$ pF, $C_{VL} = 50$ pF, $MAX3000$ E			500		
Channel-to-Channel Skew	<sup>t</sup> SKEW	$R_S = 50\Omega$ , $C_{VCC} = 50$ pF, $C_{VL} = 50$ pF, MAX3001E			10	ns	
		$R_S = 50\Omega$ , $C_{VCC} = 50pF$ , $C_{VL} = 15pF$ , MAX3002–MAX3012			5		
		R <sub>S</sub> = $50\Omega$ , C <sub>VCC</sub> = $50$ pF, C <sub>VL</sub> = $50$ pF, $\Delta$ T <sub>A</sub> = $+20$ °C, MAX3000E (Note 3)			800		
Part-to-Part Skew	tppskew	R <sub>S</sub> = $50\Omega$ , C <sub>VCC</sub> = $50$ pF, C <sub>VL</sub> = $50$ pF, $\Delta$ T <sub>A</sub> = $+20$ °C, MAX3001E (Note 3)	30		ns		
		$R_S = 50Ω$ , $C_{VCC} = 50$ pF, $C_{VL} = 15$ pF, $\Delta T_A = +20$ °C, MAX3002–MAX3012 (Note 3)			10		
Propagation Delay from I/O V <sub>L</sub> to I/O V <sub>CC</sub> after EN	tEN-VCC	C <sub>VCC</sub> = 50pF, MAX3000E/MAX3001E, MAX3002–MAX3012, Figure 3			2	μs	
Propagation Delay from I/O Vcc_to I/O VL_after EN	t <sub>EN-VL</sub>	C <sub>VL</sub> = 50pF, MAX3000E/MAX3001E/ MAX3002/MAX3004–MAX3012, Figure 4			2	μs	
1/0 VCC_ 10 1/0 VC_ alter E1V		C <sub>VL</sub> = 15pF, MAX3003, Figure 4			2		
		$R_S = 50\Omega$ , $C_{VCC} = 50$ pF, $C_{VL} = 50$ pF, MAX3000E	230			kbps	
Maximum Data Rate		$R_S = 50\Omega$ , $C_{VCC} = 50$ pF, $C_{VL} = 50$ pF, MAX3001E	4				
		$R_S = 50\Omega$ , $C_{VCC} = 50$ pF, $C_{VL} = 15$ pF, MAX3002–MAX3012	20			Mbps	

Note 3: V<sub>CC</sub> from device 1 must equal V<sub>CC</sub> of device 2; V<sub>L</sub> from device 1 must equal V<sub>L</sub> of device 2.

#### TIMING CHARACTERISTICS—MAX3002-MAX3012


 $(V_{CC} = +1.65V \text{ to } +5.5V, V_L = +1.2V \text{ to } V_{CC}, EN = V_L \text{ (MAX3002/MAX3004-MAX3012)}, EN A/B = V_L \text{ or 0 (MAX3003)}, T_A = T_{MIN} \text{ to } T_{MAX.})$  (Notes 1, 2)


PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
$\textbf{+1.2V} \leq \textbf{V}_{\textbf{L}} \leq \textbf{V}_{\textbf{CC}} \leq \textbf{+3.3V}$	•		·				
I/O V <sub>CC</sub> _ Rise Time	tRVCC				15	ns	
I/O V <sub>CC</sub> _ Fall Time	tFVCC				15	ns	
I/O V <sub>L_</sub> Rise Time	t <sub>RVL</sub>				15	ns	
I/O V <sub>L_</sub> Fall Time	t <sub>FVL</sub>				15	ns	
Propagation Delay	I/O <sub>VL-VCC</sub>	Driving I/O V <sub>L</sub> _			15	no	
гтораданоп рејау	I/Ovcc-vl	Driving I/O V <sub>CC</sub> _			15	ns	
Channel-to-Channel Skew	tskew	Each translator equally loaded			5	ns	
Maximum Data Rate			20			Mbps	
$\textbf{+2.5V} \leq \textbf{V}_{\boldsymbol{L}} \leq \textbf{V}_{\boldsymbol{C}\boldsymbol{C}} \leq \textbf{+3.3V}$							
I/O V <sub>CC</sub> _ Rise Time	trvcc				8.5	ns	
I/O V <sub>CC</sub> _ Fall Time	tFVCC				8.5	ns	
I/O V <sub>L_</sub> Rise Time	t <sub>RVL</sub>				8.5	ns	
I/O V <sub>L_</sub> Fall Time	t <sub>FVL</sub>				8.5	ns	
Propagation Dalay	I/O <sub>VL-VCC</sub>	Driving I/O V <sub>L</sub> _			8.5	no	
Propagation Delay	I/Ovcc-vl	Driving I/O V <sub>CC</sub> _			8.5	ns	
Channel-to-Channel Skew	tskew	Each translator equally loaded			10	ns	
Maximum Data Rate			35			Mbps	
+1.8V $\leq$ V <sub>L</sub> $\leq$ V <sub>CC</sub> $\leq$ +2.5V							
I/O V <sub>CC</sub> _ Rise Time	tRVCC				10	ns	
I/O V <sub>CC</sub> _ Fall Time	tFVCC				10	ns	
I/O V <sub>L_</sub> Rise Time	t <sub>RVL</sub>				10	ns	
I/O V <sub>L_</sub> Fall Time	t <sub>FVL</sub>				10	ns	
Propagation Dalay	I/O <sub>VL-VCC</sub>	Driving I/O V <sub>L</sub> _			15	no	
Propagation Delay	I/Ovcc-vl	Driving I/O V <sub>CC</sub> _			10	ns	
Channel-to-Channel Skew	tskew	Each translator equally loaded			5	ns	
Maximum Data Rate			30			Mbps	

MIXKN \_\_\_\_\_\_


## **Typical Operating Characteristics**

 $(T_A = +25^{\circ}C, \text{ unless otherwise noted.})$ 







 $V_{CC}$  SUPPLY CURRENT vs. SUPPLY VOLTAGE (DRIVING I/O  $V_L$ ,  $V_L = 1.8V$ )




 $V_L$  SUPPLY CURRENT vs. TEMPERATURE (DRIVING I/O  $V_{CC}$ ,  $V_{CC}$  = 3.3V,  $V_L$  = 1.8V)




V<sub>CC</sub> SUPPLY CURRENT vs. TEMPERATURE (DRIVING I/O V<sub>CC</sub>, V<sub>CC</sub> = 3.3V, V<sub>L</sub> = 1.8V)




 $V_L$  SUPPLY CURRENT vs. CAPACITIVE LOAD ON I/O  $V_{CC}$  (DRIVING I/O  $V_L$ ,  $V_{CC}$  = 3.3V,  $V_L$  = 1.8V)



 $V_{CC}$  SUPPLY CURRENT vs. CAPACITIVE LOAD ON I/O  $V_{CC}$  (Driving I/O  $V_L$ ,  $V_{CC}$  = 3.3V,  $V_L$  = 1.8V)




MAX3000E
RISE/FALL TIME vs. CAPACITIVE LOAD ON




## Typical Operating Characteristics (continued)

 $(T_A = +25^{\circ}C, \text{ unless otherwise noted.})$ 


 $\begin{array}{c} \text{MAX3001E} \\ \text{RISE/FALL TIME vs. CAPACITIVE LOAD ON} \\ \text{I/O V}_{CC} \left( \text{DRIVING I/O V}_{L}, \text{V}_{CC} = 3.3\text{V}, \text{V}_{L} = 1.8\text{V} \right) \end{array}$ 




 $\label{eq:max3000E} \begin{array}{l} \text{Max3000E} \\ \text{Rise/fall time vs. Capacitive load on} \\ \text{I/O VL (Driving I/O VCC, VCC} = 3.3V, VL = 1.8V) \end{array}$ 




$$\label{eq:max3002-max3012} \begin{split} \text{Max3002-max3012} \\ \text{Rise/fall time vs. Capacitive load on} \\ \text{I/O V}_L \ (\text{Driving I/O V}_{CC}, \ \text{V}_{CC} = 3.3\text{V}, \ \text{V}_L = 1.8\text{V}) \end{split}$$




$$\label{eq:max3002-max3012} \begin{split} &\text{RISE/FALL TIME vs. CAPACITIVE LOAD ON} \\ &\text{I/O V}_{CC} \text{ (DRIVING I/O V}_{L}, \text{V}_{CC} = 3.3V, \text{V}_{L} = 1.8V) \end{split}$$



 $\label{eq:max3001E} \begin{aligned} &\text{Max3001E} \\ &\text{Rise/fall time vs. Capacitive load on} \\ &\text{I/O V}_L \ (\text{Driving I/O V}_{CC}, \ \text{V}_{CC} = 3.3V, \ \text{V}_L = 1.8V) \end{aligned}$ 




 $\label{eq:max3000E} MAX3000E \\ PROPAGATION DELAY vs. CAPACITIVE LOAD ON I/O VCC (DRIVING I/O VL, VCC = 3.3V, VL = 1.8V) \\$ 




# MAX3000E/MAX3001E/MAX3002-MAX3012

# +1.2V to +5.5V, ±15kV ESD-Protected, 0.1μA, 35Mbps, 8-Channel Level Translators


## Typical Operating Characteristics (continued)




PROPAGATION DELAY vs. CAPACITIVE LOAD ON I/O VCC (DRIVING I/O VL,  $V_{CC} = 3.3V$ ,  $V_L = 1.8V$ )




 $\begin{array}{c} \text{MAX3002-MAX3012} \\ \text{PROPAGATION DELAY vs. CAPACITIVE LOAD ON} \\ \text{I/O V}_{CC} \left( \text{DRIVING I/O V}_{L}, \text{V}_{CC} = 3.3\text{V}, \text{V}_{L} = 1.8\text{V} \right) \end{array}$ 




 $\label{eq:max3000E} MAX3000E \\ PROPAGATION DELAY vs. CAPACITIVE LOAD ON I/O V_L (DRIVING I/O V_{CC}, V_{CC} = 3.3V, V_L = 1.8V) \\$ 




 $\label{eq:max3001E} \begin{aligned} &\text{MAX3001E} \\ &\text{PROPAGATION DELAY vs. CAPACITIVE LOAD ON} \\ &\text{I/O VL (DRIVING I/O V_{CC}, V_{CC} = 3.3V, V_L = 1.8V)} \end{aligned}$ 




 $\begin{array}{c} \text{MAX3002-MAX3012} \\ \text{PROPAGATION DELAY vs. CAPACITIVE LOAD ON} \\ \text{I/O V}_L \text{ (DRIVING I/O V}_{CC}, \text{ V}_{CC} = 3.3V, \text{ V}_L = 1.8V) \end{array}$ 




MAX3000E RAIL-TO-RAIL DRIVING (DRIVING I/O  $V_L$ ,  $V_{CC} = 3.3V$ ,  $V_L = 1.8V$ ,  $CV_{CC} = 50pF$ , DATA RATE = 230kbps)



MAX3001E RAIL-TO-RAIL DRIVING (DRIVING I/O VL,  $V_{CC} = 3.3V$ ,  $V_L = 1.8V$ ,  $CV_{CC} = 50pF$ , data rate = 4Mbps)



MAX3002-MAX3012 RAIL-TO-RAIL DRIVING (DRIVING I/O  $V_L$ ,  $V_{CC} = 3.3V$ ,  $V_L = 1.8V$ ,  $CV_{CC} = 50pF$ , DATA RATE = 20Mbps)



**Pin Description** 

## MAX3000E/MAX3001E/MAX3002

PIN				
TSSOP	UCSP	TQFN	NAME	FUNCTION
1	B1	19	I/O V <sub>L</sub> 1	Input/Output 1, Referenced to V <sub>L</sub>
2	A1	20	VL	Logic Input Voltage, $+1.2V \le V_L \le V_{CC}$ . Bypass $V_L$ to GND with a $0.1\mu F$ capacitor.
3	A2	1	I/O VL2	Input/Output 2, Referenced to V <sub>L</sub>
4	B2	2	I/O VL3	Input/Output 3, Referenced to V <sub>L</sub>
5	А3	3	I/O VL4	Input/Output 4, Referenced to VL
6	В3	4	I/O V <sub>L</sub> 5	Input/Output 5, Referenced to V <sub>L</sub>
7	A4	5	I/O VL6	Input/Output 6, Referenced to VL
8	B4	6	I/O V <sub>L</sub> 7	Input/Output 7, Referenced to V <sub>L</sub>
9	A5	7	I/O VL8	Input/Output 8, Referenced to V <sub>L</sub>
10	B5	8	EN	Enable Input. If EN is pulled low, I/O $V_{CC}1$ to I/O $V_{CC}8$ are in three-state, while I/O $V_L1$ to I/O $V_L8$ have internal $6k\Omega$ pulldown resistors. Drive EN high $(V_L)$ for normal operation.
11	C5	9	GND	Ground
12	D5	10	I/O V <sub>CC</sub> 8	Input/Output 8, Referenced to VCC
13	C4	11	I/O V <sub>CC</sub> 7	Input/Output 7, Referenced to V <sub>CC</sub>
14	D4	12	I/O V <sub>CC</sub> 6	Input/Output 6, Referenced to VCC
15	C3	13	I/O Vcc5	Input/Output 5, Referenced to VCC
16	D3	14	I/O V <sub>CC</sub> 4	Input/Output 4, Referenced to VCC
17	C2	15	I/O V <sub>CC</sub> 3	Input/Output 3, Referenced to VCC
18	D2	16	I/O V <sub>CC</sub> 2	Input/Output 2, Referenced to VCC
19	C1	17	V <sub>CC</sub>	V <sub>CC</sub> Input Voltage, $+1.65$ V $\leq$ V <sub>CC</sub> $\leq$ $+5.5$ V. Bypass V <sub>CC</sub> to GND with a 0.1 $\mu$ F capacitor.
20	D1	18	I/O V <sub>CC</sub> 1	Input/Output 1, Referenced to VCC
	_	EP	EP	Exposed Pad. Connect to GND.

## Pin Description (continued)

#### **MAX3003**

PIN		PIN		FUNCTION
TSSOP	UCSP	TQFN	NAME	FUNCTION
1	B1	19	I/O V <sub>L</sub> 1A	Input/Output 1A, Referenced to VL
2	A1	20	VL	Logic Input Voltage, $+1.2V \le V_L \le V_{CC}$ . Bypass $V_L$ to GND with a $0.1\mu F$ capacitor.
3	A2	1	I/O VL2A	Input/Output 2A, Referenced to VL
4	B2	2	I/O VL3A	Input/Output 3A, Referenced to V <sub>L</sub>
5	А3	3	I/O VL4A	Input/Output 4A, Referenced to V <sub>L</sub>
6	В3	4	I/O V <sub>L</sub> 1B	Input/Output 1B, Referenced to V <sub>L</sub>
7	A4	5	I/O VL2B	Input/Output 2B, Referenced to V <sub>L</sub>
8	В4	6	I/O VL3B	Input/Output 3B, Referenced to V <sub>L</sub>
9	A5	7	I/O VL4B	Input/Output 4B, Referenced to V <sub>L</sub>
10	B5	8	EN A/B	Enable Input. If EN A/B is pulled low, channels 1B through 4B are active, and channels 1A through 4A are in three-state. If EN A/B is driven high to $V_L$ , channels 1A through 4A are active, and channels 1B through 4B are in three-state.
11	C5	9	GND	Ground
12	D5	10	I/O V <sub>CC</sub> 4B	Input/Output 4B, Referenced to V <sub>CC</sub>
13	C4	11	I/O V <sub>CC</sub> 3B	Input/Output 3B, Referenced to VCC
14	D4	12	I/O V <sub>CC</sub> 2B	Input/Output 2B, Referenced to VCC
15	C3	13	I/O V <sub>CC</sub> 1B	Input/Output 1B, Referenced to V <sub>CC</sub>
16	D3	14	I/O V <sub>CC</sub> 4A	Input/Output 4A, Referenced to VCC
17	C2	15	I/O V <sub>CC</sub> 3A	Input/Output 3A, Referenced to VCC
18	D2	16	I/O V <sub>CC</sub> 2A	Input/Output 2A, Referenced to VCC
19	C1	17	Vcc	V <sub>CC</sub> Input Voltage, +1.65V ≤ V <sub>CC</sub> ≤ +5.5V. Bypass V <sub>CC</sub> to GND with a 0.1µF capacitor.
20	D1	18	I/O V <sub>CC</sub> 1A	Input/Output 1A, Referenced to V <sub>CC</sub>
_		EP	EP	Exposed Pad. Connect to GND.

**Pin Description (continued)** 

#### MAX3004-MAX3012

NAME	FUNCTION (Note 1)
V <sub>CC</sub>	V <sub>CC</sub> Input Voltage, +1.65V < V <sub>CC</sub> < +5.5V. Bypass V <sub>CC</sub> to GND with a 0.1μF capacitor.
VL	Logic Input Voltage, $+1.2V \le V_L \le V_{CC}$ . Bypass $V_L$ to GND with a $0.1\mu F$ capacitor.
GND	Ground
EN (MAX3004)	Enable Input. If EN is pulled low, OV <sub>CC</sub> 1–OV <sub>CC</sub> 8 are in three-state, while IV <sub>L</sub> 1–IV <sub>L</sub> 8 have $6k\Omega$ pulldown resistors. Drive EN high (V <sub>L</sub> ) for normal operation.
EN (MAX3005)	Enable Input. If EN is pulled low, IV <sub>CC</sub> 1 and OV <sub>CC</sub> 2–OV <sub>CC</sub> 8 are in three-state, while OV <sub>L</sub> 1 and IV <sub>L</sub> 2–IV <sub>L</sub> 8 have $6k\Omega$ pulldown resistors. Drive EN high (V <sub>L</sub> ) for normal operation.
EN (MAX3006)	Enable Input. If EN is pulled low, IV <sub>CC</sub> 1, IV <sub>CC</sub> 2, and OV <sub>CC</sub> 3–OV <sub>CC</sub> 8 are in three-state, while OV <sub>L</sub> 1, OV <sub>L</sub> 2, and IV <sub>L</sub> 3–IV <sub>L</sub> 8 have $6k\Omega$ pulldown resistors. Drive EN high (V <sub>L</sub> ) for normal operation.
EN (MAX3007)	Enable Input. If EN is pulled low, IVCC1, IVCC2, IVCC3, and OVCC4–OVCC8 are in three-state, while OVL1, OVL2, OVL3, and IVL4–IVL8 have $6k\Omega$ pulldown resistors. Drive EN high (VL) for normal operation.
EN (MAX3008)	Enable Input. If EN is pulled low, IVCC1–IVCC4 and OVCC5–OVCC8 are in three-state, while OVL1–OVL4 and IVL5–IVL8 have $6k\Omega$ pulldown resistors. Drive EN high (VL) for normal operation.
EN (MAX3009)	Enable Input. If EN is pulled low, IV <sub>CC</sub> 1–IV <sub>CC</sub> 5, OV <sub>CC</sub> 6, OV <sub>CC</sub> 7, and OV <sub>CC</sub> 8 are in three-state, while OV <sub>L</sub> 1–OV <sub>L</sub> 5, IV <sub>L</sub> 6, IV <sub>L</sub> 7, and IV <sub>L</sub> 8 have $6k\Omega$ pulldown resistors. Drive EN high (V <sub>L</sub> ) for normal operation.
EN (MAX3010)	Enable Input. If EN is pulled low, IV <sub>CC</sub> 1–IV <sub>CC</sub> 6, OV <sub>CC</sub> 7, and OV <sub>CC</sub> 8 are in three-state, while OV <sub>L</sub> 1–OV <sub>L</sub> 6, IV <sub>L</sub> 7, and IV <sub>L</sub> 8 have $6k\Omega$ pulldown resistors. Drive EN high (V <sub>L</sub> ) for normal operation.
EN (MAX3011)	Enable Input. If EN is pulled low, IV <sub>CC</sub> 1–IV <sub>CC</sub> 7 and OV <sub>CC</sub> 8 are in three-state, while OV <sub>L</sub> 1–OV <sub>L</sub> 7 and IV <sub>L</sub> 8 have $6k\Omega$ pulldown resistors. Drive EN high (V <sub>L</sub> ) for normal operation.
EN (MAX3012)	Enable Input. If EN is pulled low, IVCC1-IVCC8 are in three-state, while OVL1-OVL8 have $6k\Omega$ pulldown resistors. Drive EN high (VL) for normal operation.
IV <sub>L</sub> 1–IV <sub>L</sub> 8	Inputs Referenced to V <sub>L</sub> , Numbers 1 to 8
OVL1-OVL8	Outputs Referenced to V <sub>L</sub> , Numbers 1 to 8
IV <sub>CC</sub> 1-IV <sub>CC</sub> 8	Inputs Referenced to V <sub>CC</sub> , Numbers 1 to 8
OV <sub>CC</sub> 1-OV <sub>CC</sub> 8	Outputs Referenced to V <sub>CC</sub> , Numbers 1 to 8

Note 1: For specific pin numbers, see the Pin Configurations.

## Test Circuits/Timing Diagrams




Figure 1a. Driving I/O VL




Figure 2a. Driving I/O VCC




Figure 1b. Timing for Driving I/O VL




Figure 2b. Timing for Driving I/O VCC

## Test Circuits/Timing Diagrams (continued)




Figure 3. Propagation Delay from I/O VL to I/O VCC After EN




Figure 4. Propagation Delay from I/O V<sub>CC</sub> to I/O V<sub>L</sub> After EN

## **Detailed Description**

The MAX3000E/MAX3001E/MAX3002-MAX3012 logiclevel translators provide the level shifting necessary to allow data transfer in a multivoltage system. Externally applied voltages, VCC and VL, set the logic levels on either side of the device. Logic signals present on the V<sub>L</sub> side of the device appear as a higher voltage logic signal on the VCC side of the device, and vice-versa. The MAX3000E/MAX3001E/MAX3002/MAX3003 are bidirectional level translators allowing data translation in either direction ( $V_L \leftrightarrow V_{CC}$ ) on any single data line. These devices use an architecture specifically designed to be bidirectional without the use of a direction pin. The MAX3004-MAX3012 unidirectional level translators level shift data in one direction (V<sub>L</sub> → V<sub>CC</sub> or  $V_{CC} \rightarrow V_L$ ) on any single data line. The MAX3000E/MAX3001E/ MAX3002-MAX3012 accept VL from +1.2V to +5.5V. All devices have VCC ranging from +1.65V to +5.5V, making them ideal for data transfer between low-voltage ASICs/PLDs and higher voltage systems.

The MAX3000E/MAX3001E/MAX3002/MAX3004—MAX3012 feature an output enable mode that reduces VCC supply current to less than  $2\mu A$ , and VL supply current to less than  $2\mu A$  when in shutdown. The MAX3000E/MAX3001E have  $\pm 15 kV$  ESD protection on the VCC side for greater protection in applications that route signals externally. The MAX3000E operates at a guaranteed data rate of 230kbps; the MAX3001E operates at a guaranteed data rate of 4Mbps and the MAX3002–MAX3012 are guaranteed with a data rate of 20Mbps of operation over the entire specified operating voltage range.

#### Level Translation

For proper operation, ensure that  $+1.65V \le V_{CC} \le +5.5V$ ,  $+1.2V \le V_L \le +5.5V$ , and  $V_L \le V_{CC}$ . During power-up sequencing,  $V_L \ge V_{CC}$  does not damage the device. During power-supply sequencing, when  $V_{CC}$  is floating and  $V_L$  is powering up, up to 10mA current can be sourced to each load on the  $V_L$  side, yet the device does not latch up.

The maximum data rate also depends heavily on the load capacitance (see the *Typical Operating Characteristics*), output impedance of the driver, and the operational voltage range (see the *Timing Characteristics* table).

#### **Input Driver Requirements**

The MAX3001E/MAX3002–MAX3012 architecture is based on a one-shot accelerator output stage. See Figure 5. Accelerator output stages are always in three-

state except when there is a transition on any of the translators on the input side, either I/O  $V_L$  or I/O  $V_{CC}$ .

When there is such a transition, the accelerator stages become active, charging (discharging) the capacitances at the I/Os. Due to its bidirectional nature, both stages become active during the one-shot pulse. This can lead to some current feeding into the external source that is driving the translator. However, this behavior helps to speed up the transition on the driven side.

For proper full-speed operation, the output current of a device that drives the inputs of the MAX3000E/MAX3001E/MAX3002–MAX3012 should meet the following requirements:

- MAX3000E (230kbps):
   i > 1mA, R<sub>drv</sub> < 1kΩ</li>
- MAX3001E (4Mbps):
   i > 10<sup>7</sup> x V x (C + 10pF)
- MAX3002–MAX3012 (20Mbps):
   i > 10<sup>8</sup> x V x (C + 10pF)

where i is the driver output current, V is the logic-supply voltage (i.e.,  $V_L$  or  $V_{CC}$ ) and C is the parasitic capacitance of the signal line.

#### Enable Output Mode (EN, EN A/B)

The MAX300E/MAX3001E/MAX3002 and the MAX3004–MAX3012 feature an EN input, and the MAX3003 has an EN A/B input. Pull EN low to set the MAX3000E/MAX3001E/MAX3002/MAX3004–MAX3012s' I/O VCC1 through I/O VCC8 in three-state output mode, while I/O VL1 through I/O VL8 have internal  $6k\Omega$  pulldown resistors. Drive EN to logic-high (VL) for normal operation. The MAX3003 is intended for bus multiplexing or bus switching applications. Drive EN A/B low to place channels 1B through 4B in active mode, while channels 1A through 4A are in three-state mode. Drive EN A/B to logic-high (VL) to enable channels 1A through 4A, while channels 1B through 4B remain in three-state mode.

#### ±15kV ESD Protection

As with all Maxim devices, ESD-protection structures are incorporated on all pins to protect against electrostatic discharges encountered during handling and assembly. The I/O V<sub>CC</sub> lines have extra protection against static discharge. Maxim's engineers have developed state-of-the-art structures to protect these pins against ESD of ±15kV without damage. The ESD structures withstand high ESD in all states: normal operation, three-state output mode, and powered down. After an ESD event, Maxim's E versions keep working without latchup, whereas competing products can latch and must be powered down to remove latchup.




Figure 5. MAX3001E/MAX3002-MAX3012 Simplified Functional Diagram (1 I/O Line)

ESD protection can be tested in various ways. The I/O V<sub>CC</sub> lines of the MAX3000E/MAX3001E are characterized for protection to ±15kV using the Human Body Model.

#### **ESD Test Conditions**

ESD performance depends on a variety of conditions. Contact Maxim for a reliability report that documents test setup, test methodology, and test results.

#### **Human Body Model**

Figure 7a shows the Human Body Model and Figure 7b shows the current waveform it generates when discharged into a low impedance. This model consists of a 100pF capacitor charged to the ESD voltage of interest, which is then discharged into the test device through a  $1.5 k\Omega$  resistor.

#### **Machine Model**

The Machine Model for ESD tests all pins using a 200pF storage capacitor and zero discharge resistance. Its objective is to emulate the stress caused by contact that occurs with handling and assembly during manufacturing. Of course, all pins require this protection during manufacturing, not just inputs and outputs. Therefore, after PCB assembly, the Machine Model is less relevant to I/O ports.




Figure 6. Typical I<sub>IN</sub> vs. V<sub>IN</sub>

## Applications Information

#### **Power-Supply Decoupling**

To reduce ripple and the chance of transmitting incorrect data, bypass V<sub>L</sub> and V<sub>CC</sub> to ground with a 0.1µF capacitor. To ensure full ±15kV ESD protection, bypass V<sub>CC</sub> to ground with a 1µF capacitor. Place all capacitors as close to the power-supply inputs as possible.

#### I<sup>2</sup>C Level Translation

For I<sup>2</sup>C level translation for I<sup>2</sup>C applications, please refer to the MAX3372E–MAX3379E/MAX3390E–MAX3393E datasheet.

#### Unidirectional vs. Bidirectional Level Translator

The MAX3000E/MAX3001E/MAX3002/MAX3003 bidirectional translators can operate as a unidirectional device to translate signals without inversion. The MAX3004–MAX3012 unidirectional level translators, level-shift data in one direction ( $V_L \rightarrow V_{CC}$  or  $V_{CC} \rightarrow V_L$ ) on any single data line (see the *Ordering Information*.) These devices provide the smallest solution (UCSP package) for unidirectional level translation without inversion.




Figure 7a. Human Body ESD Test Model




Figure 7b. Human Body Current Waveform

#### **Selector Guide**

PART	EN	EN A/B	Tx/Rx*	DATA RATE	ESD PROTECTION (kV)
MAX3000E	√	_	8/8	230kbps	±15
MAX3001E	√	_	8/8	4Mbps	±15
MAX3002	√	_	8/8	**	±2
MAX3003	_	√	8/8	**	±2
MAX3004	√	_	8/0	**	±2
MAX3005	√	_	7/1	**	±2
MAX3006	√	_	6/2	**	±2
MAX3007	√	_	5/3	**	±2
MAX3008	√	_	4/4	**	±2
MAX3009	√	_	3/5	**	±2
MAX3010	√	_	2/6	**	±2
MAX3011	√	_	1/7	**	±2
MAX3012	√	_	0/8	**	±2


 $<sup>^*</sup>Tx = V_L \rightarrow V_{CC}; Rx = V_{CC} \rightarrow V_L$ 

**Table 1. Data Rate** 


V <sub>L</sub> ↔ V <sub>CC</sub> (V)	MAX3002-MAX3012 GUARANTEED DATA RATE (Mbps)
1.2 ↔ 5.5	40
1.2 ↔ 3.3	20
2.5 ↔ 3.3	35
1.8 ↔ 2.5	30
1.2 ↔ 2.5	20
1.2 ↔ 1.8	20

<sup>\*\*</sup>See Table 1.

## MAX3000E/MAX3001E/MAX3002 Functional Diagram





## MAX3003 Functional Diagram




20 // /XI/VI

## **Pin Configurations**






## **Pin Configurations (continued)**



22 \_\_\_\_\_\_/N/XI/N

## **Pin Configurations (continued)**



## Ordering Information (continued)

PART	TEMP RANGE	PIN- PACKAGE	PKG CODE
MAX3001EEUP	-40°C to +85°C	20 TSSOP	U20-3
MAX3001EEBP-T*	-40°C to +85°C	4 x 5 UCSP	B20-1
MAX3001EETP	-40°C to +85°C	20 TQFN	T2055-4
MAX3001EAUP	-40°C to +125°C	20 TSSOP	U20-3
MAX3002EUP	-40°C to +85°C	20 TSSOP	U20-3
MAX3002EBP-T*	-40°C to +85°C	4 x 5 UCSP	B20-1
MAX3002ETP	-40°C to +85°C	20 TQFN	T2055-4
MAX3003EUP	-40°C to +85°C	20 TSSOP	U20-3
MAX3003EBP-T*	-40°C to +85°C	4 x 5 UCSP	B20-1
MAX3003ETP	-40°C to +85°C	20 TQFN	T2055-4
MAX3004EUP	-40°C to +85°C	20 TSSOP	U20-3
MAX3004EBP-T*	-40°C to +85°C	4 x 5 UCSP	B20-1
MAX3005EUP	-40°C to +85°C	20 TSSOP	U20-3
MAX3005EBP-T*	-40°C to +85°C	4 x 5 UCSP	B20-1
MAX3006EUP	-40°C to +85°C	20 TSSOP	U20-3
MAX3006EBP-T*	-40°C to +85°C	4 x 5 UCSP	B20-1

PART	TEMP RANGE	PIN- PACKAGE	PKG CODE
MAX3007EUP	-40°C to +85°C	20 TSSOP	U20-3
MAX3007EBP-T*	-40°C to +85°C	4 x 5 UCSP	B20-1
MAX3008EUP	-40°C to +85°C	20 TSSOP	U20-3
MAX3008EBP-T*	-40°C to +85°C	4 x 5 UCSP	B20-1
MAX3009EUP	-40°C to +85°C	20 TSSOP	U20-3
MAX3009EBP-T*	-40°C to +85°C	4 x 5 UCSP	B20-1
MAX3010EUP	-40°C to +85°C	20 TSSOP	U20-3
MAX3010EBP-T*	-40°C to +85°C	4 x 5 UCSP	B20-1
MAX3011EUP	-40°C to +85°C	20 TSSOP	U20-3
MAX3011EBP-T*	-40°C to +85°C	4 x 5 UCSP	B20-1
MAX3012EUP	-40°C to +85°C	20 TSSOP	U20-3
MAX3012EBP-T*	-40°C to +85°C	4 x 5 UCSP	B20-1

<sup>\*</sup>Future product—contact factory for availability.

**Chip Information** 


TRANSISTOR COUNT: 1184

PROCESS: BiCMOS

<sup>-</sup>T = Tape-and-reel package.


## Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to <a href="https://www.maxim-ic.com/packages">www.maxim-ic.com/packages</a>.)



## Package Information (continued)


(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to <a href="https://www.maxim-ic.com/packages">www.maxim-ic.com/packages</a>.)



						COM	ADN I	IMENS	SIONS									EX	POSED	PAD \	ARIAT	ZNDI	
KG.	16	L 5	x5	- 1	20L	5×5	2	8L :	5x5	3	2L 5	<b>.</b> 5	4	40L	5×5	PKG.	T		D2			E2	
YMBOL	_	_	=	_	_	_		_		_	NDM. P	$\rightarrow$		=	_	CODES	:	MIN.	NDM.	MAX.	MIN.	NDM.	MAX.
Α											0.75					T1655-	-2	3.00	3.10	3.20	3.00	3.10	3.20
A1		0.02			0.02						0.02			0.02		T1655	-3	3.00	3.10	3.20	3.00	3.10	3.20
A2		20 RE			20 RE			20 RE			O REF			0 RE		T1655I	V-1	3.00	3.10	3.20	3.00	3.10	3.20
b											0.25					T2055	-3	3.00	3.10	3.20	3.00	3.10	3.20
D E											5.00					T2055	-4	3.00	3.10	3.20	3.00	3.10	3.20
e		5,UU BO BS			0.65 B			50 BS			5.00 3			40 BS		T2055	-5	3.15	3.25	3.35	3.15	3.25	3.35
k	0.25			0.25			0.25			0.25			0.25		- SC.	T2055	и-5	3.15	3.25	3.35	3.15	3.25	3.35
L											0.40				_	T2855	-3	3.15	3.25	3.35	3.15	3.25	3.35
N	0.30	16	0.30	0.43	20	0.65	0.45	28	v.35	0.30	32		0.00	40	0.00	T2855	-4	2.60	2.70	2.80	2.60	2.70	2.80
ND	$\vdash$	4		$\vdash$	5			7			8	$\dashv$		10		T2855	-5	2.60	2.70	2.80	2.60	2.70	2.80
NE		4			5			7			8	$\dashv$		10		T2855	-6	3.15	3.25	3.35	3.15	3.25	3.35
JEDEC	,	/HHB			WHHC	:	٧	/HHD-	1	W	HHD-2		-			T2855	-7	2.60	2.70	2.80	2.60	2.70	2.80
																T2855	-8	3.15	3.25	3.35	3.15	3.25	3.35
																T2855	N-1	3.15	3.25	3.35	3.15	3.25	3.35
NOTES																T3255	-3	3.00	3.10	3.20	3.00	3.10	3.20
1. Di		ONTING	A TI	IL FR	ANCINO	CON	при	TO AS	ME Y1	4.5M-	1994.					T3255	-4	3.00	3.10	3.20	3.00	3.10	3.20
2. AI																T3255	M-4	3.00	3.10	3.20	3.00	3.10	3.20
3. N	IS TH	E TO	TAL N	UMBE	R OF	TERM	NALS.									T3255	-5	3.00	3.10	3.20	3.00	3.10	3.20
<u> 4</u> . ⊺ı	Æ TEI	RMINAL	#1	IDEN'	TIFIER	AND	TERMI	NAL N	UMBE	ring	CONVE	IT IO	N SHA	LL		T3255	_	3.00	3.10	3,20	3.00	3.10	3.20
											. #1 ID					T4055		3.40	3.50	3.60	3.40	3.50	3.60
											ICATED	THE	TER	MINAL	. #1	T4055	-2	3,40	3,50	3,60	3.40	3.50	3.60
					THER A						-		nem /										
<u>∠5</u> \ ]]					ROM T				AL AN	m 12	HEASU	ŒIJ	BEIW	EEN									
∕6\ N									AI C F	IN FA	CH TI A	NT F	e om	F DF	PFCT								
7. DI																							
∕B∖ CI											AS V	ELL	AS T	HE TE	RMIN								
9. DI	NIWAS	CON	FORM	TO 2	JEDE	C MO2	20, EX	CEPT	EXPO	SED	IIO DAP	ENS	ION F	'OR									
					055-1			-2.															
<b>∆û</b> ∨																		DAI	LA	R A	0 40	483	A 1
11. M/																			NOUCTO	in 🖋			XI.
12. NI											ז עם ת	ACTO	n mar	Nem	N '0'		TITLE:						
ZLUA LI	ט ערם.	MILK	LINE 3	10	DE AI	I I KUI	- 110	TITUM	Mo Ji	CL TIME	וושע	moll	וחועי	LING ILLI	u e				3E O				
																							5×5>
DRAWIN	G NO	от то	o so	ALE	Ξ-												APPRO	DVAL			NT CON 21-0		). RI
					-												1				=1-0	140	- 1

## Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to <a href="https://www.maxim-ic.com/packages">www.maxim-ic.com/packages</a>.)



## \_Revision History

Pages changed at Rev 4: 1, 2, 3, 10, 11, 15, 16, 21, 23-26

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

26 \_\_\_\_\_Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600