



## *Waveform Outputs from Multiple Testbenches*


## Register File :



**ALU:**



## IR :




```


bus_in = 01010101010101010101010101010101
bus_c1 = 0000000000001010101010101010101
bus_c2 = 11111111111111110101010101010101
$finish called at time : 65 ns : File "C:/Users/ADMIN1/Vivado_projects/

```


## PC :



## Shift Control Unit :



## Condition Unit:



```
*value = 0*
=0 : 1
!=0 : 0
>=0 : 1
<0 : 0

*value = 1*
=0 : 0
!=0 : 1
>=0 : 1
<0 : 0

*value = -1*
=0 : 0
!=0 : 1
>=0 : 0
<0 : 1
$finish called at time : 144999 ps : File "C:/Users/ADMIN1/Vivado_projects/simple_riscV/GPU_simple_riscV/sim_1/new/tb_con_u.sv" Line 93
```

## Clocking Logic



## Control Unit

