Lab. 05

```
Logic Design Lab.
Spring 2022
```

Prof. ChangGun Lee

(cglee@snu.ac.kr)

TA. Hayeon Park

TA. Seohwan Yoo

TA. Haejoo Jeon

(rubis.ld.ta@gmail.com)

Anouncements

Windows Laptop

- If no teammates have Windows laptop, we plan to borrows laptop for team
- Related announcements will be uploaded to ETL until this Wednesday

Team Change


- If a majority wants, the team will change from next week
- If team is changed, all All borrowed laptops must be returned and a new laptop must be rented if the new team wants it.
- Please complete the team change survey at the following link
 - ✓ Class #001: https://forms.gle/Ee5AUy2t8JKeWZhSA
 - ✓ Class #002: https://forms.gle/8GokVoQkH9EmNMXa8
 - ✓ Class #003: https://forms.gle/RD4DDyJFkzVczFd17

Contents


- FPGA (Field Programmable Gate Array)
- SNU Logic Design Board
- Sample Implementation
- Lab


FPGA (Field Programmable Gate Array)

What is FPGA?









- ① Power Input : Molex Connector (DC 5V Only)
- ② Power, DONE LED
- ③ FPGA : XC3S50AN-4TQG144C
- 4 User I/O Ports (P1): 16X2 2.54mm Pitch
- ⑤ User I/O Ports (P2) : 16X2 2,54mm Pitch
- 6 User I/O Ports (P3, P4) : 2 8X2 2,54mm Pitch
- 7 User Output LEDs : 6 output LEDs
- 8 User Output LEDs : 6 7-segment LEDs
- User Input Switches: 10pin Dip Switch
- 10 User Input Switches : 6 Tactile Swiltches
- ① Oscillator : 50MHz
- 12 Mode Select Switch
- ① JTAG Header

I/O Connectors

Pin Num		Component	
3			A
	4		В
	5	7-Segment	C
	6	Display	D
	7	[J1]	E
	8	0-1	F
	10		G
	11		A
	12		В
	13	7-Segment	С
	15	Display	D
	16	[12]	E
	18	U2J	F
	19		G
	20		A
ΡI	21	7-Segment Display [13]	В
PI	24		C
	25		D
	27		E
	28	[]-1	F
	29		G
	30		1
	31		2
	32	DIP Switch [DipSW1]	3
	33		4
	41		5
	42		6
	43		7
	44		8
	45		9
	46		10
	47	Tactile Switch [SW1]	


Pin Num		Component		
	48	Tactile Switch [SW2]		
	49	Tactile Switch [SW3]		
	50	Tactile Switch [SW4]		
	51	Tactile Switch [SW5]		
	54	Tactile Switch [SW6]		
	55		A	
	58		В	
	59	7-Segment	C	
	60	Display	D	
	62	[]4]	Е	
	63		F	
	64		G	
	68		A	
	69		В	
	70	7-Segment	С	
P2	71	Display	D	
	72	[]5]	E	
	75		F	
	76		G	
	77		A	
	78		В	
	79	7-Segment	C	
	82	Display	D	
	83	[]6]	E	
	84		F	
	85		G	
	87	LED [D1]	Red	
	88	LED [D2]	Yellow	
	90	LED [D3]	Green	
	91	LED [D4]	Red	
	92	LED [D5]	Yellow	
	93	LED [D6]	Green	

Pin Num			Pin Num	
	96			120
	98			121
	99			124
	101			125
	102			126
	103			127
	104	P4	129	
Р3	105		130	
	110		131	
	111		132	
	112		134	
	113		135	
	114			138
	115			139
	116			141
	117			142


Pin		Component		
	1		TMS	
JP101	2	ITAG	TDI	
,	107	,	TDO	
	109		TCK	
	37	·	M1	
Mode	38	Mode SW	MO	
SW	39		M2	
	144		PROG	
	67		INIT	
FPGA	73	Configuration	DONE	
	74		SUSPEND	
	35			
	53			
FPGA	80	Not Connected (Input Only/VREF)		
	97			
	123		-	
	140			


Pin		Component
	57	Clock 50MHz
	14	
	23	
	40	
	61	VCCO
	86	• 000
	95	
	119	
	136	
	36	
	66	VCCAUX
	108	
	133	
	22	
FPGA	52	VCCINT
	94	
	122	
	9	
	17	
	26	
	34	
	56	
	65	GND
	81	GND
	89	
	100	
	106	
	118	
	128	
	137	

- Connect to PC with Xilinx Platform Cable USB
 - HALT/RST Pin(Gray pin) not used.
 - Make sure both board and USB are powered on.




- Create new project, build a half adder schematic.
- For detailed settings, refer to guidelines in Lab03.






- Design tab > User Constraints > I/O Pin Planning(PlanAhead) Post-Synthesis.
- Click 'Yes' to start PlanAhead, and to create an UCF file.




 Assign I/O pins for the half adder Pin Num Component 48 Tactile Switch [SW2] 4 В 5 7-Segment С 50 Tactile Switch [SW4] pr1 - [C:/Users/rubis_jyeo/pr1/planAhead_run_2/pr1.ppr] - PlanAhead 14.7 Display D 51 Tactile Switch [SW5] 7 54 Tactile Switch [SW6] Е File Edit Tools Window Layout View Help Q- Search com [J1] 55 🖺 | 📸 🕼 🖺 🐂 🗙 🐠 | 🛂 🔇 🞇 | 👰 🖭 I/O Planning **→ // // // // //** 10 G 58 В 7-Segment 11 Α 59 C Elaborated Design * -4 12 В 60 Display D 7-Segment 13 C 62 Е [J4] RTL Netlist _ 🗆 🗗 × ■ Package × 🌑 Device × 🕍 RTL Schematic × 15 Display D 63 F 图院室 16 64 G [[2] 18 68 Α halfadder 19 69 G В i ← Thets (4) 7-Segment 20 70 C Α mid Primitives (2) 21 24 В 71 Display D PI P2 7-Segment 72 C Е []5] 25 27 75 F Display D 76 Е G [J3] 28 F 77 Α 29 78 G В 7-Segment 30 79 С 1 31 82 D Display 32 33 3 83 Е [16] I/O Port Properties _ 🗆 🗗 × ₿ 84 F DIP ← → 41 5 닗 Switch 42 43 6 87 LED [D1] Red ✓ Sum. [DipSW1] Q, 88 LED D2 Yellow 44 # Name: Sum 45 Red Yellow General Attributes Configure 47 Tactile Switch [SW1] 93 LED [D6] Green 🥥 **Properties** 🔟 Clock Regions I/O Ports _ D & X Name 🔍 Direction Neg Diff Pair Fixed Bank I/O Std Veco Vref Drive Str... Slew Typ ⊟- All ports (4) P47 2 default (LVCM... Input P48 - № Ь Input 1 2 default (LVCM,... P87 -@ cout Output 1 1 default (LVCM,... 2,500 12 SLOW Tcl Console Package Pins I/O Ports


- Design tab > double click Configure Target Device
- Click OK to create an iMPACT file.



• Double click "Boundary Scan".




Right click on the right window > click 'Initialize Chain'.




RUBIS

16

• Choose the schematic source you've written.




Check settings > 'OK'.



RUBIS

18


Program FPGA Only > Program Succeeded




RUBIS

19


• Debug using assigned I/O ports. (This case, LEDs and tactile SWs.)





Α	В	Sum	Carry
0	0	0	0
1	0	1	0
0	1	1	0
1	1	0	1


Flow Chart



LAB

Today

- (1) Implement ripple-carry adder, shown below, in Verilog, (2) and program it on the FPGA board.
- Hint: 5 inputs (tactile SWs), 3 outputs (LEDs)



Homework

1-bit Arithmetic Logic Unit (ALU).

- (1) Follow specification (a). Implement in Verilog.
 (M, S1, S0) are control inputs, (Ai, Bi) are data inputs, and (Fi) is outputs.
 Use the DIP switch for the inputs.
- (2) Simulate <u>all possible outputs</u> using Verilog test bench.
- (3) Program on FPGA board and test all possible outputs.

М	S1	S0	Function Comment		led
0	0	0	$F_i = A_i$	load	P87
0	0	1	$F_i = \sim A_i$	complement	P88
0	1	0	$F_i = A_i \oplus B_i$	xor	P90
0	1	1	$F_i = \sim (A_i \oplus B_i)$	xnor	P91
1	0	0	$F_i = A_i$	load	P87
1	0	1	$F_i = \sim A_i$	complement	P88
1	1	0	$F_i = A_i + B_i$	Add (ignore carry)	P92
1	1	1	$F_i = \sim A_i + B_i$	Complement and add (ignore carry)	P93

(a) specification

Report

Lab part

- 1. Xilinx source code
- 2. Result of simulation
- 3. Result of test with programmed FPGA

Homework part

- 1. Xilinx source code
- 2. Result of simulation
- 3. Result of test with programmed FPGA

Due

- 5 / 2 (Mon) Class 001
- 5/3 (Tue) Class 002
- 5 / 4 (Wed) Class 003