Lab. 03

Logic Design Lab.
Spring 2022

Prof. ChangGun Lee

(cglee@snu.ac.kr)

TA. Hayeon Park

TA. Haejoo Jeon

TA. Seohwan Yoo


(rubis.ld.ta@gmail.com)

Contents


- Multiplexer, Demultiplexer
- Encoder, Decoder
- Verilog
- Lab
 - Implement a Decoder using Verilog
 - Implement a 3-to-8 Decoder using a 2-to-4 Decoder

Multiplexer, Demultiplexer

Multiplexer and Demultiplexer



C_1	C_0	M
0	0	X_0
0	1	X_1
1	0	X_2
1	1	X_3




C_1	C ₀	Selected Output	
0	0	$Y_0 = X$	
		Other outputs 0	
0	1	$Y_1 = X$	
		Other outputs 0	
1	0	$Y_2 = X$	
		Other outputs 0	
1	1	$Y_3 = X$	
		Other outputs 0	

- 2ⁿ inputs, 1 outputs
- Selection lines exist

- 1 inputs, 2ⁿ outputs
- Selection lines exist


Encoder, Decoder

Encoder, Decoder



G	Y0	Y1	Y2	Y3	А	В
1	1	0	0	0	0	0
1	0	1	0	0	0	1
1	0	0	1	0	1	0
1	0	0	0	1	1	1

- 2ⁿ inputs, n outputs
- Outputs the binary value of the selected input
- No selection lines exist



G	Α	В	Y0	Y1	Y2	Y 3
1	0	0	1	0	0	0
1	0	1	0	1	0	0
1	1	0	0	0	1	0
1	1	1	0	0	0	1

- n inputs, 2ⁿ outputs
- Selects one of 2ⁿ outputs by decoding the binary value on the n inputs
- No selection lines exist


Verilog

Overview


- Hardware description languages (HDLs)
 - We will focus on **Verilog**
- Verilog Basics
 - Verilog Notations
 - Verilog Operators
 - Verilog Keywords & Constructs
- Types of programming (description)
 - Structural description
 - **Data-flow style** description
 - Behavioral description

FPGA development process

• FPGA(Field-Programmable Gate Array)



Hardware description languages (HDLs)



2-bit Comparator

- Hard to understand
- Too many papers...
 - → Let's make standard HDL!

Verilog Basics: Verilog Notations (1)

- Verilog is Hardware Description Language
- Verilog is:
 - Case sensitive
 - Based on the programming language C
- Comments:
 - // this is a comment Single line
 /* this is a comment */ Multiple line
- Statement terminator:
 - Every statement should be terminated with; (semi-colon)

Verilog Basics: Verilog Notations (2)

Literals

[bit_size]'[base_format][value]

```
Example > below literals represent same value 8'b10100001 8'hA1 8'd161
```

- Identifiers
 - Scalar (always 1 bit)

Example > below identifiers are similar with single variable in C A, B, myA, myB...

Vector (bit size is specified as [high_bit:low_bit])

Example > below identifiers are similar with array variable in C arrA[7:0], arrB[15:0], arrMyA[7:0], arrMyB[15:0]...

Verilog Basics: Verilog Operators (1)

Bitwise Operators

- ~ NOT & AND | OR
- ^ XOR

Example >

```
\begin{array}{c} ex1 \\ ex_{in0}[0] \\ ex_{in1}[0] \end{array} \qquad \begin{array}{c} ex_{out}[0] \\ ex_{out}[1] \\ ex_{in1}[1] \end{array} \qquad \begin{array}{c} ex_{out}[1] \\ ex_{out}[2] \\ ex_{in1}[2] \end{array} \qquad \begin{array}{c} ex_{out}[2] \\ ex_{out}[3] \\ ex_{out}[3] \end{array}
```

Verilog Basics: Verilog Operators (2)

- Logical & Relational Operators
 - &&, | |, = =, !=, >=, <=, >, <, etc.
- Arithmetic Operators
 - +, -, etc.
- Conditional Operators
 - Condition? expression1: expression2;
- Concatenation, Shift, Reduction...

Verilog Basics: Verilog Keywords & Constructs (1)

Module declaration


Start with module, end with endmodule

Module IO port declaration

• Inputs use keyword, input, Outputs use keyword output.

Example >

```
module ex1 (
        input ex_in0_scalar,
22
        input ex_in1_scalar,
23
24
        output ex_out_scalar,
        input [3:0] ex_in0_vector,
25
        input [3:0] ex_in1_vector,
26
        output [3:0] ex_out_vector
27
        );
28
29
        assign ex_out_scalar = ex_in0_scalar & ex_in1_scalar;
30
        assign ex_out_vector = ex_in0_vector & ex_in1_vector;
31
32
  endmodule
```



Verilog Basics: Verilog Keywords & Constructs (2)


Wire Declaration

• Scalar Example : wire t1, t2;

• Vector Example : wire[7:0] t1, t2;

Example >

```
module ex1 (
21
        input A,
22
        input B,
23
        input C,
24
        output Output
25
        );
26
27
        wire tmp;
28
29
        assign tmp = A & B;
30
        assign Output = tmp & C;
31
32
    endmodule
33
```



Verilog Basics: Verilog Keywords & Constructs (3)

Primitive Gates

- not, and, or, nand, nor, xor, xnor
- Syntax:

```
[gate_operator] [instance_identifier] [(output, input_1, input_2, ...)]
```

Example >

```
module ex1 (
        input A,
22
        input B,
23
        input C,
24
25
        output Output
                                                                         Output
26
        );
27
28
        wire tmp;
29
        and (tmp, A, B);
30
        and (Output, tmp, C);
31
32
    endmodule
33
```

Verilog Basics: Verilog Keywords & Constructs (4)

Process

- The body of a process consists of procedural statement to make desired outputs from inputs as like a common programming
 - initial executes only once beginning at t = 0.
 - Syntax:
 initial Statement;
 Example >
 initial begin
 Statement;
 Statement;
 ...
 end

Syntax:

- always executes at t = 0 and <u>repeatedly</u> thereafter following repeat conditions.
 - always Repeat condition
 Statement;
 Example >
 always Repeat condition begin
 Statement;
 Statement;
 ...
 end

Verilog Basics: Verilog Keywords & Constructs (5)

• Timing Control Statement (for repeat conditions)

Туре	Syntax	Description
Delay Control	#10	Delay 10 unit time
Event Control	@(a)	Wait until signal 'a' is changed
	@(posedge a) @(negedge a)	Wait until signal 'a' is changed to '1' Wait until signal 'a' is changed to '0'
Level Control	wait (a==0)	Wait until signal 'a' is equal to '0'

- The body of the process consists of procedural assignments
 - Blocking assignments
 - Example: C = A + B;
 - Execute sequentially as in a programming language
 - Non-blocking assignments
 - Example: $C \le A + B$;
 - Evaluate right-hand sides, but do not make any assignment until all right-hand sides evaluated. Execute concurrently unless delays are specified.

Verilog Basics: Verilog Keywords & Constructs (6)

Examples > blocking vs. Non-blocking

end

```
Always @(*)
begin
B = A;
C = B;
end

• Suppose initially A = 0, B = 1, and C = 2. After execution, B = 0 and C = 0.

Always @(*)
begin
B <= A;
C <= B;
```

• Suppose initially A = 0, B = 1, and C = 2. After execution, B = 0 and C = 1.

Verilog Basics: Verilog Keywords & Constructs (7)

- Because of the use of procedural rather than continuous assignment statements, assigned values must be retained over time.
 - Register type: reg
 - The reg in contrast to wire stores values between executions of the process
 - A reg type does not imply hardware storage!

Verilog Basics: Verilog Keywords & Constructs (8)

Conditional constructs

```
    The if-else
        If (condition)
        begin procedural statements end
        {else if (condition)
            begin procedural statements end}
        else
            begin procedural statements end

    The case

            case expression
            {case expression : statements}
            endcase;
```


Types of programming (description)

Describe hardware at varying levels of abstraction


- Structural description
 - Textual replacement for schematic
- Data-flow style description
 - Textual replacement of truth table
- Behavioral/functional description
 - Define just WHEN, WHAT, not HOW

Tutorials

1. Design Structure



2-1. Structural Description



```
module v74x139h(
        input G,
        input A,
        input B,
        output [3:0] Y
        wire N_A, N_B, N_G;
10
11
       not T1(N_G, G);
12
       not T2 (N A, A);
13
       not T3(N B, B);
14
15
        nand T4(Y[0], N_G, N_A, N_B);
16
       nand T5(Y[1], N G, A, N B);
17
       nand T6(Y[2], N G, N A, B);
18
       nand T7(Y[3], N G, A, B);
19
21 endmodule
```

Textual representation of schematic

2-2. Data Flow Description

В	A	G	Y[3:0]
0	0	0	1110
0	1	0	1101
1	0	0	1011
1	1	0	0111
0	0	1	1111
0	1	1	1111
1	0	1	1111
1	1	1	1111

```
3 module v74x139h(
        input G,
       input A,
      input B,
       output [3:0] Y
       );
 9
       wire [1:0] sel;
10
       wire [3:0] out;
11
        assign sel = {B, A};
13
        assign Y = ~out;
14
15
        assign out = (sel == 2'b00 && G == 1'b0) ? 4'b0001 :
16
                     (sel == 2'b01 && G == 1'b0) ? 4'b0010 :
17
                     (sel == 2'b10 && G == 1'b0) ? 4'b0100 :
18
                     (sel == 2'b11 && G == 1'b0) ? 4'b1000 :
19
                     4'b00000;
20
22 endmodule
```

Textual representation of truth table

2-3. Behavioral Description

```
module v74x139h(
        input G,
                                               If there is no else-block,
       input A,
       input B,
                                               reg out will be synthesized as storage
       output [3:0] Y
       );
       wire [1:0] sel;
10
       reg [3:0] out;
11
12
13
        assign sel = {B, A};
        assign Y = ~out;
14
15
       always@(G or sel) When?
16
          begin
17
18
            if (G == 1'b0)
               begin
19
                   case (sel)
20
                     2'b00 : out = 4'b0001;
21
                                              Which action?
                     2'b01 : out = 4'b0010;
22
23
                     2'b10 : out = 4'b0100;
                     2'b11 : out = 4'b1000;
24
                   endcase
25
               end
26
27
28
29
30
31
          end
32
    endmodule
```

2-4. Unify Modules


```
3 module v74x139(
        input G1,
       input G2,
      input B1,
      input B2,
       input A1,
      input A2,
      output [3:0] Y1,
10
       output [3:0] Y2
11
12
       );
13
       v74x139h T1(.G(G1), .A(A1), .B(B1), .Y(Y1));
14
       v74x139h T2(.G(G2), .A(A2), .B(B2), .Y(Y2));
15
16
17 endmodule
```

It is same as using gate primitives


Lab

Today


- 1. Design a 74x139 using Verilog.
 - 1) Practice all the designing methods for half 74x139 each and simulate them
 - 2) Implement a 74x139 and simulate it
- 2. Design a 3-to-8 decoder using 2-to-4 decoders only and simulate it. (one of 3 designing methods)




Create a new Verilog project




Set the project name, location, type




Set the project name, location, type




Create a new Verilog source






Create a new Verilog source




Write your own Verilog codes

```
3 module v74x139h(
       input G,
       input A,
      input B,
       output [3:0] Y
       );
9
       wire N_A, N_B, N_G;
10
11
       not T1(N G, G);
12
       not T2(N A, A);
13
       not T3(N B, B);
14
15
      nand T4(Y[0], N_G, N_A, N_B);
16
       nand T5(Y[1], N G, A, N B);
17
       nand T6(Y[2], N G, N A, B);
18
       nand T7(Y[3], N G, A, B);
19
20
21 endmodule
```

Compile and check errors




Create a Verilog test bench




Write a Verilog test bench codes

```
module v74x139h test;
  // Inputs
  reg G L;
  reg A;
  reg B;
  // Outputs
  wire YO L;
  wire Y1 L;
  wire Y2 L;
  wire Y3 L;
  // Instantiate the Unit Under Test (UUT)
  v74x139h a uut (
     .G_L(G_L),
     .A(A),
     .B(B),
     .YO L(YO L),
     .Y1 L(Y1 L),
     .Y2 L(Y2 L),
     .Y3_L(Y3_L)
  initial begin
     // Initialize Inputs
     GL = 0;
     A = 0;
     B = 0;
     // Wait 100 ns for global reset to finish
     #100;
     // Add stimulus here
     G L = 0;
     A = 1;
     B = 0;
     #100 G L = 0; A = 0; B = 1;
      #100 G L = 0; A = 1; B = 1;
      #100;
     CT = 1.
```

Simulate it



Simulation result



Homework

Homework

- (1) Lab Practice
 - Implement 74x139 with 3 method and simulate it
 - Implement a 3-to-8 decoder using 2-to-4 decoders only and simulate it (one of 3 designing methods)
- (2) Implement 4-to-1 MUX with all the designing methods that we practiced and Simulate it.
- (3) Discuss about each type of descriptions. (Pros & Cons, etc.)
- (Optional) study part of the Verilog grammar and discuss about why it was designed that way
 - Ex) for loop, while loop, blocking, non-blocking assignments, module based feature, etc.

Report

- Write a report
 - Either in Korean or in English
 - Your report should include
 - discussion
 - Homework (if there is any)
 - # of pages doesn't matter
 - Documents should be submitted as PDF file(less than 25Mb)
 - Attach source code and waveform screenshot
 - Due :

```
Class 001 - April, 11<sup>th</sup> (Before class begin at 7:00pm)
```

Class 002 - April, 12th (Before class begin at 7:00pm)

Class 003 - April, 13th (Before class begin at 7:00pm)