Lab. 06

Logic Design Lab.
Spring 2022

Prof. ChangGun Lee

(cglee@snu.ac.kr)

TA. Hayeon Park


TA. Haejoo Jeon

TA. Seohwan Yoo

(rubis.ld.ta@gmail.com)

Announcement

- Do not open multiple simulation window
- Before exiting the Xilinx ISE program, take the following two steps:
 - Close the simulation window
 - Project → Cleanup Project Files...
- There is an issue where the log file becomes abnormally large in certain situations. In this case, the log file runs out of disk space and cannot use the computer normally.



Sequential logic

Sequential logic (1)


- Output is determined by both of current state and input
- To save current state, **feedback** is used to implement storage

Example > sequential logic


If input == 0 then hold current status, else if input == 1 then toggle current status.

Output is same as current status.

current_status	input	output 0	
0	0		
0	1	1	
1	0	1	
1	1	0	



Sequential logic (2)




Taxonomy ...

- Never mind, always work
 - → Latch
- Work only when it is enabled
 - → Gated latch
- Work only when it is edge triggered
 - → Flip-flop

R-S Latch


• R-S latch is a 1 bit memory with cross-coupled gates.



S	R	Q
0	0	hold
0	1	0
1	0	1
1	1	unstable

S	R	Q(t)	Q(t	$Q(t+\Delta)$	
0	0	0	0	hold	
0	0	1	1	noid	
0	1	0	0	reset	
0	1	1	0	16361	
1	0	0	1	set	
1	0	1	1		
1	1	0	X	not allowed	
1	1	1	X	not unowed	
			•		


RS Q	00	01	11	10
0		1	Х	
1	1	1	Х	




0 ns	100 ns	200 ns	300 ns	400 ns	500 ns
				7	


Gated R-S Latch


- R and S(inputs) matter only when E(enable) = 1
- Otherwise, hold current state




Flip-Flops
















Clock


Clock


• Provide **timing** to sequential logic (ex. Flip-Flop)





Simple Oscillator





How to implement gate delay?

```
Example > wire tmp; assign #5 tmp = tmp & 1;
```

Homework

Homework

- 1. Implement the following in Verilog and simulate the behavior.
 - (1) a R-S latch
 - (2) a gated R-S latch using (1)
 - (3) a Simple Oscillator(the clock period is free)
 - (4) a R-S Flip-Flop(Edge-triggered) using above modules

Include Source codes(modules) and simulation result.

Explain that the modules you implement work well.

No need to attach testbench code.

2. (Optional) Explain the different Flipflops(SR, D, JK, etc.) and how they differ from each other.

Report

- Write a report
 - Either in Korean or in English
 - Your report should include
 - discussion
 - Homework (if there is any)
 - # of pages doesn't matter
 - Documents should be submitted as PDF file(less than 25Mb)
 - Attach source code and waveform screenshot
 - Due:

```
Class 001 - May, 2th (Before class begin at 7:00pm)
```

Class 002 - May, 3th (Before class begin at 7:00pm)

Class 003 - May, 4th (Before class begin at 7:00pm)