(4.) CTL: AG (S== POVREHUT -> AF (S== U. NURQUE)) 100x typedet enum freeman, excenut, o-xvanz state; module auto-kvar (clk, stortaj, ugasi, servis, ispis-kvar); input dk, startaj, ugosi, servisj output ispis- kvar; state reg s; wire kvor, startaj, ugasi, servis, ispis-kvorj assign ispis-kvar = (3 == SPREMAN & Kvar) 11 (S == POWRENUT && WURT) 11 (S == U_WVARU); assign kvar = &ND (0,1); initial begin 3 - SPREMAN; end always @ (posedge clk) begin case (s) SPREMAN: if (Startoj && ! Evar) 3 = POKRENUT; else if (wor) s = U-KVARU; PORRENUT: if (ugasi &R SWAR) S= SPREMAN; else if (war) s= U-kvARL, U-KVARU; if (servis &R ! kvar) S= SPREMAN; endease end end module