S7-300 Instruction List

CPU 31xC, CPU 31x, IM 151-7 CPU, IM 151-8 CPU, IM 154-8 CPU, BM 147-1 CPU, BM 147-2 CPU

This instruction list is part of the documentation package with the order number:

6ES7398-8FA10-8BA0 6ES7198-8FA01-8BA0

06/2008

A5E00105517-10

Copyright © Siemens AG 2008 All rights reserved

The reproduction, transmission or use of this document or its contents is not permitted without express written authority. Offenders will be liable for damages. All rights, including rights created by patent grant or registration of a utility model or design, are reserved.

Siemens AG Industry Sector Postfach 4848 90437 NÜRNBERG / GERMANY

Disclaim of Liability

We have checked the contents of this manual for agreement with the hardware and software described. Since deviations cannot be precluded entirely, we cannot guarantee full agreement. However, the data in this manual are reviewed regularly and any necessary corrections included in subsequent editions. Suggestions for improvement are welcomed.

© Siemens AG 2008 Technical data subject to change.

A5E00105517-10

Contents

Alidity Range of the Instructions List	5
Address Identifiers and Parameter Ranges	7
Abbreviations and Mnemonics	. 13
Registers	. 15
Examples of Addressing	. 18
Examples of how to calculate the pointer	. 21
Execution Times with Indirect Addressing	. 22
Calculating the Execution Time Using a CPU 314C-2 DP as an Example	. 25
_ist of Instructions	. 30
Bit Logic Instructions	. 31
Bit Logic Instructions with Parenthetical Expressions	. 37
ORing of AND Operations	. 39
Logic Instructions with Timers and Counters	. 40
Word Logic Instructions with the Contents of Accumulator 1	. 45
Evaluating Conditions Using AND, OR and EXCLUSIVE OR	. 47
Edge-Triggered Instructions	. 49

Setting/Resetting Bit Addresses	51
Instructions Directly Affecting the RLO	54
Timer Instructions	56
Counter Instructions	58
Load Instructions	60
Load Instructions for Timers and Counters	65
Transfer Instructions	66
Load and Transfer Instructions for Address Registers	72
Load and Transfer Instructions for the Status Word	74
Load Instructions for DB Number and DB Length	75
Integer Math (16 Bits)	76
Integer Math (32 Bits)	77
Floating-Point Math (32 Bits)	78
Square Root and Square Instructions (32 Bits)	80
Logarithmic Function (32 Bits)	81
Trigonometrical Functions (32 Bits)	82
Adding Constants	83

Adding Using Address Registers
Comparison Instructions with Integers (16 Bits)
Comparison Instructions with Integers (32 Bits)
Comparison Instructions with Real Numbers (32 Bits)
Shift Instructions
Rotate Instructions
Accumulator Transfer Instructions, Incrementing and Decrementing
Program Display and Null Operation Instructions
Data Type Conversion Instructions
Forming the Ones and Twos Complements
Block Call Instructions
Block End Instructions
Exchanging Shared Data Block and Instance Data Block
Jump Instructions
Instructions for the Master Control Relay (MCR)

Organisation Blocks (OB)	ô
Function Blocks (FB)	3
Functions (FC)	3
Data Blocks	4
Memory required by the SFBs for the integrated inputs and outputs	5
System Functions (SFC)	6
System Function Blocks (SFB)	2
Standard Function Blocks for S7-Communication via CP or Integrated PROFINET Interface	В
Function blocks for open system interconnection over Industrial Ethernet	O
IEC Functions	1
System Status Sublist	5
PROFIBUS DP Sublists	4
S7 Communication Sublists and PROFINET Sublists	7

Validity Range of the Instructions List

CPU	As of order no.	As of Version	In the following referred to as
		Firmware	
CPU 312	6ES7 312-1AE13-0AB0	V2.6	312
CPU 312C	6ES7 312-5BE03-0AB0		
CPU 313C	6ES7 313-5BF03-0AB0	V2.6	31x
CPU 313C-2 PtP	6ES7 313-6BF03-0AB0		
CPU 313C-2 DP	6ES7 313-6CF03-0AB0		
CPU 314	6ES7 314-1AG13-0AB0		
CPU 314C-2 PtP	6ES7 314-6BG03-0AB0		
CPU 314C-2 DP	6ES7 314-6CG03-0AB0		
CPU 315-2 DP	6ES7 315-2AG10-0AB0	V2.6	31x or 315
CPU 315-2 PN/DP	6ES7 315-2EH13-0AB0	V2.6	315 or 315 PN
CPU 315T-2 DP	6ES7 315-6TG10-0AB0	V2.4	315 or 315T
CPU 317-2 DP	6ES7 317-2AJ10-0AB0	V2.6	31x, 317
CPU 317-2 PN/DP	6ES7 317-2EK13-0AB0	V2.6	317 or 317 PN
CPU 317T-2 DP	6ES7 317-6TJ10-0AB0	V2.4	317 or 317T
CPU 319–3 PN/DP	6ES7 318-3EL00-0AB0	V2.7	319 or 319 PN

CPU	As of order no.	As of Version	In the following referred to as
		Firmware	
BM 147-1 CPU	6ES7 147-1AA10-0AB0	V2.1.0	147
BM 147-2 CPU	6ES7 147-2AA00-0XB0	V2.1.0	147
IM 151-7 CPU	6ES7 151-7AA20-0AB0	V2.6	151-7 ¹⁾
IM 151-8 CPU	6ES7 151-8AB00-0AB0	V2.7	151-8 ¹⁾
IM 154-8 CPU	6ES7 154-8AB00-0AB0	V2.5	154

¹⁾ If the values are effective for the IM151-7 CPU and the IM151-8 CPU, you will only see "151" in the operation list.

Address Identifiers and Parameter Ranges

Addr. ID	31x, 147, 151, 154	317	319	Description
Q	0.0 to 127.7 (can be set up 2047.7 ¹⁾)	0.0 to 255.7 (can be set up 2047.7 ¹⁾)	0.0 to 255.7 (can be set up 4095.7)	Output (in PIQ)
QB	0 to 127 (can be set up 2047 ¹⁾)	0 to 255 (can be set up 2047 ¹⁾)	0 to 255 (can be set up 4095)	Output byte (in PIQ)
QW	0 to 126 (can be set up 2046 ¹⁾)	0 to 254 (can be set up 2046 ¹⁾)	0 to 254 (can be set up 4094)	Output word (in PIQ)
QD	0 to 124 (can be set up 2044 ¹⁾)	0 to 252 (can be set up 2044 ¹⁾)	0 to 252 (can be set up 4092)	Output double word (in PIQ)

¹⁾ only CPU 315-2 PN, CPU 317-2 DP, CPU 317-2 PN/DP, IM 151-8 CPU and IM 154-8 CPU

Addr. ID	31xC, 312, 314, 147, 151-7	315, 154	151-8	317	319	Description
DBX	0.0 to 16383.7	0.0 to 16383.7	0.0 to 65535.7	0.0 to 65535.7	0.0 to 65535.7	Data bit in data block
DB	1 to 511	1 to 1023	1 to 511	1 to 2047	1 to 4095	Data block
DBB	0 to 16383	0 to 16383	0 to 65535	0 to 65535	0 to 65535	Data byte in DB
DBW	0 to 16382	0 to 16382	0 to 65534	0 to 65534	0 to 65534	Data word in DB
DBD	0 to 16380	0 to 16380	0 to 65532	0 to 65532	0 to 65532	Data double word in DB
DIX	0.0 to 16383.7	0.0 to 16383.7	0.0 to 65535.7	0.0 to 65535.7	0.0 to 65535.7	Data bit in instance DB
DI	1 to 511	1 to 1023	1 to 511	1 to 2047	1 to 2047	Instance data block
DIB	0 to 16383	0 to 16383	0 to 65535	0 to 65535	0 to 65535	Data byte in instance DB
DIW	0 to 16382	0 to 16382	0 to 65535	0 to 65534	0 to 65534	Data word in instance DB
DID	0 to 16380	0 to 16380	0 to 65532	0 to 65532	0 to 65532	Data double word in instance DB

Addr. ID	31x, 147,	151, 154	4 317 319		Description	
I				to 255.7 et up 2047.7 ¹⁾)	0.0 to 255.7 (can be set up 4095.7)	Inputs (in PII)
IB		0.0 -00		0 to 255 0.0 to 255.7 (can be set up 2047 ¹⁾) (can be set up 4099)		Input byte (in PII)
IW	0 to 126 (can be set	0 to 254 up 2046 ¹⁾)			0.0 to 255.7 (can be set up 4094)	Input word (in PII)
ID		0 to 124 0 to 252 0 to 252 0.0 to 255.7 (can be set up 2044 ¹⁾) (can be set up 4092)			Input double word (in PII)	
			Paramete	er Ranges	1	
Addr. ID	312	313C, 314, 3 151-7, 151		317 / 319		Description
L	0.0 to 255.7	0.0 to 5	09.7	0.0 to 1023.7		Local data bit
LB	0 to 255	0 to 5	09	0 to 1023		Local data byte
LW	0 to 254	0 to 5	08	0 to 1022		Local data word
LD	0 to 252	0 to 5	06		0 to 1020	Local data double word

 $^{^{1)}}$ $\,$ only CPU 315-2 PN, CPU 317-2 DP, CPU 317-2 PN/DP, IM 151-8 CPU and IM 154-8 CPU $\,$

Parameter Ranges						
Addr. ID	312	313C, 314, 314C, 147, 151	315, 154	317	319	Description
М	0.0 to 127.7	0.0 to 255.7	0.0 to 2047.7	0.0 to 4095.7	0.0 to 8191.7	Bit memory bit
MB	0 to 127	0 to 255	0 to 2047	0 to 4095	0 to 8191	Bit memory byte
MW	0 to 126	0 to 254	0 to 2046	0 to 4094	0 to 8190	Bit memory word
MD	0 to 124	0 to 252	0 to 2044	0 to 4092	0 to 8188	Bit memory double word
Addr. ID		PU 315, 151-8, 7 and 319	315, 151-8, 154	317	319	Description
PQB	0 to 1023		0 to 2047	0 to 8191	0 to 8191	Peripheral output byte (direct I/O access)
PQW	0 to 1022		0 to 2046	0 to 8190	0 to 8190	Peripheral output word (direct I/O access)
PQD	0 to 1020		0 to 2044	0 to 8188	0 to 8188	Peripheral output double word (direct I/O access)
PIB	0 to 1023		0 to 2047	0 to 8191	0 to 8191	Peripheral input byte (direct I/O access)
PIW	0 to 1022		0 to 2046	0 to 8190	0 to 8190	Peripheral input word (direct I/O access)
PID	0 to 1020		0 to 2044	0 to 8188	0 to 8188	Peripheral input double word (direct I/O access)

A -1-1 ID		Parameter Rang	Description		
Addr. ID	312	31x, 147, 151, 154	317	319	Description
Т	0 – 127	0 – 255	0 to 511	0 to 2047	Timer
Z	0 – 127	0 – 255	0 to 511	0 to 2047	Counter
Parameter	_	-	-	-	Instruction adressed via parameter
B#16# W#16# DW#16#	-	-	_	_	Byte Word Double word hexadecimal
D#	_	_	_	_	IEC date constant
L#	-	_	-	_	32-bit integer constant
P#	-	_	-	_	Pointer constant
S5T#Time	_	_	_	-	S5 time constant ¹⁾ (16 bits), T#1D_5H-3M_1S_2MS
T#Time	_	_	_	-	IEC time constant, T#1D_5H-3M_1S_2MS
TOD#Time	-	-	_	-	time constant (16-/32-Bit), T#1D_5H-3M_1S_2MS
C#	-	_	_	_	Counter constant (BCD-codiert)

¹⁾ for loading of S5 timers

Add: ID		Parameter Range	Do contration		
Addr. ID	312	31x, 147, 151, 154	317	319	Description
2#	-	_	-	-	Binary constant
B (b1,b2) B (b1,b2; b3,b4)	-	-	-	_	Constant, 2 or 4 Byte

Abbreviations and Mnemonics

The following abbreviations and mnemonics are used in the Instruction List:

Abbre- viations	Description	Example	
k8	8-bit constant	32	
k16	16-bit constant	631	
k32	32-bit constant	1272 5624	
i8	8-bit integer	-155	
i16	16-bit integer	+6523	
i32	32-bit integer	-2 222 222	
m	P#x.y (pointer)	P#240.3	
n	Binary constant	1001 1100	
р	Hexadecimal constant	EA12	
q	Real number (32-bit floating-point number)	12.34567E+5	
LABEL	Symbolic jump address (max. 4 characters)	DEST	
а	Byte address	2	
b	Bit address	x.1	
С	Operand range	I, Q, M, L, DBX, DIX	

Abbre- viations	Description	Example
f	Timer/Counter No.	5
g	Operand range	IB, QB, PIB, MB, LB, DBB, DIB
h	Operand range	IW, QW, PIW, MW, LW, DBW, DIW
i	Operand range	ID, QD, PID, MD, LD, DBD, DID
r	Block No.	10

Registers

ACCU1 and ACCU2 (32 Bits)

The accumulators are registers for processing bytes, words or double words. The operands are loaded into the accumulators, where they are logically gated. The result of the logic operation (RLO) is in ACCU1.

Accumulator designations:

ACCU	Bits
ACCUx (x = 1 to 2)	Bits 0 to 31
ACCUx-L	Bits 0 to 15
ACCUx-H	Bits 16 to 31
ACCUx-LL	Bits 0 to 7
ACCUx-LH	Bits 8 to 15
ACCUx-HL	Bits 16 to 23
ACCUx-HH	Bits 24 to 31

Address Registers AR1 and AR2 (32 Bits)

The address registers contain the area-internal or area-crossing addresses for instructions using indirect addressing. The address registers are 32 bits long.

The area-internal and/or area-crossing addresses have the following syntax:

Area-internal address

00000000 00000bbb bbbbbbbb bbbbxxx

· Area-crossing address

10000yyy 00000bbb bbbbbbbb bbbbxxx

Legend: b Byte address

x Bit number

y Area identifier (see section "Examples of Addressing")

Status Word (16 Bits)

The status word bits are evaluated or set by the instructions.

The status word is 16 bits long.

Bit	Assignment	Description
0	FC	First check bit , Bit cannot be written and evaluated in the user program since it is not updated at program runtime
1	RLO	Result of (previous) logic operation
2	STA	Status, Bit cannot be written and evaluated in the user program since it is not updated at program runtime
3	OR	Or, Bit cannot be written and evaluated in the user program since it is not updated at program runtime
4	os	Stored overflow
5	OV	Overflow
6	CC 0	Condition code
7	CC 1	Condition code
8	BR	Binary result
9 15	Unassigned	_

Examples of Addressing

Addressing Examples	Description	
Immediate Addressing		
L +27	Load 16-bit integer constant "27" into ACCU1	
L L#-1	Load 32-bit integer constant "-1" into ACCU1	
L 2#10101010101010	Load binary constant into ACCU1	
L DW#16#A0F0_BCFD	Load hexadecimal constant into ACCU1	
L'END'	Load ASCII character into ACCU1	
L T#500 ms	Load time value into ACCU1	
L C#100	Load count value into ACCU1	
L B#(100,12)	Load 2-byte constant	
L B#(100,12,50,8)	Load 4-byte constant	
L P#10.0	Load area-internal pointer into ACCU1	
L P#E20.6	Load area-crossing pointer into ACCU1	
L-2.5	Load real number into ACCU1	
L D#1995-01-20	Load date	
L TOD#13:20:33.125	Load time of day	

Addressing Examples	Description	
Direct Addressing		
A10.0	ANDing of input bit 0.0	
L IB 1	Load input byte 1 into ACCU1	
LIW 0	Load input word 0 into ACCU1	
L ID 0	Load input double word 0 into ACCU1	
Indirect Addressing of Timers	Counters	
SPT [LW 8]	Start timer; the timer number is in local word 8	
CU C [LW 10]	Start counter; the counter number is in local data word 10	
Area-Internal Memory-Indirect	Addressing	
A I [LD 12] Example: L P#22.2 T LD 12 A I [LD 12]	AND operation: The address of the input is in local data double word 12 as pointer	
A I [DBD 1]	AND operation: The address of the input is in data double word 1 of the DB as pointer	
A Q [DID 12]	AND operation: The address of the output is in data double word 12 of the instance DB as pointer	
A Q [MD 12]	AND operation: The address of the output is in memory marker double word 12 of the instance DB as pointer	

Addressing Examples		Description		
Area-Internal F	Register-Indirect	Addressing		
A I [AR1,P#12.2	2]	AND operation: The address of the input is calculated from the "pointer value in AR1+ P#12.2"		
Area-Crossing	Register-Indired	ct Addressing		
For area-crossin address registe	0 0	ct addressing, bits 24 to 26 of th	e address must also contain an area identifier. The address is in the	
Area	Coding	Coding	Area	
identifier	(binary)	(hex.)		
Р	1000 0 000	80	I/O area	
1	1000 0 001	81	Input area	
Q	1000 0 010	82	Output area	
M	1000 0 011	83	Bit memory area	
DB	1000 0 100	84	Data area	
DI	1000 0 101	85	Instance data area	
L	1000 0 110	86	Local data area	
VL	1000 0 111	87	Predecessor local data (access to local data of invoking block)	
L B [AR1,P#8.0] Load byte into ACCU1: The address is calculated from the "pointer value in AR1+ P#8.0"		ddress is calculated from the "pointer value in AR1+ P#8.0"		
A [AR1,P#32.3]		AND operation: The address of the operand is calculated from the "pointer value in AR1+ P#32.3"		
Addressing Via	a Parameters			
A Parameter		Addressing via parameters		

Examples of how to calculate the pointer

• Example for sum of bit addresses ≤ 7:

LAR1 P#8.2 A I [AR1,P#10.2]

Result: Input 18.4 is addressed (by adding the byte and bit addresses)

• Example for sum of bit addresses > 7:

L MD 0 Random pointer, e.g. P#10.5

LAR1

A I [AR1,P#10.7]

Result: Input 21.4 is addressed (by adding the byte and bit addresses with carry)

Execution Times with Indirect Addressing

You must calculate the execution times when using indirect addressing. This chapter shows you how.

Two-Part Statement

A statement with indirectly addressed instructions consists of two parts:

Part 1: Load the address of the instruction

Part 2: Execute the instruction

In other words, you must calculate the execution time of a statement with indirectly addressed instructions from these two parts.

Calculating the Execution Time

The total execution time is calculated as follows:

Time required for loading the address

- + execution time of the instruction
- = Total execution time of the instruction

The execution times listed in the chapter entitled "List of Instructions" apply to the execution times of the second part of an instruction, i.e. for the actual execution of an instruction.

You must then add the time required for loading the address of the instruction to this execution time (see Table on following page).

The execution time for loading the address of the instruction from the various areas is shown in the following table.

	Execution Time in μs			
Address is in	312	31x, 147, 151, 154	317	319
Bit memory area M Word (for times, counters and block calls) Double word	0.7 1.6	0.4 0.9	0.08 0.21	0.02 0.05
Data block DB/DX Word (for times, counters and block calls) Double word	1.5 3.7	0.8 2.0	0.20 0.25	0.02 0.05
Local data area L Word (for times, counters and block calls) Double word	0.9 2.2	0.5 1.2	0.08 0.20	0.02 0.05
AR1/AR2 (area-internal)	1.0	0.5	0.20	0.021)
AR1/AR2 (area-crossing)	3.0	1.6	0.31	0.05
Parameter (word) for: Timers Counters Block calls	2.0	1.0	0.08	0.02
Parameter (double word) for Bits, bytes, words and double words	4.0	2.0	0.26	0.01

The pages that follow contain examples for calculating the instruction run time for the various indirectly addressed instructions.

¹⁾ For the adress areas I/Q/M/L 0.05 μs

Calculating the Execution Time Using a CPU 314C-2 DP as an Example

You will find a few examples here for calculating the execution times for the various methods of indirect addressing. Execution times are calculated for the CPU 314C-2 DP.

Calculating the Execution Times for Area-Internal Memory-Indirect Addressing

Example: A I [DBD 12]

Step 1: Load the contents of DBD 12 (time required is listed in the table on page 24)

Address is in	Execution Time in μs
Bit memory area M Word Double word	0.4 0.9
Data block DB/DI Word Double word	0.8 2.0

Step 2: AND the input addressed in this way (you will find the execution time in the tables in the chapter entitled "List of Instructions")

Typical Execution Time in μ s		
Direct Addressing	Indirect Addressing	
0.1	Time for 1.6+	
:	A1 :	

Total execution time:

2.0 μs

+ 1.6 μs

= 3.6 μs

Calculating the Execution Time for Area-Internal Register-Indirect Addressing

Example: A I [AR1, P#34.3]

Step 1: Load the contents of AR1, and increment it by the offset 34.3 (the time required is listed in the table on page 24)

Address is in	Execution Time in μs
:	:
AR1/AR2 (area-internal)	0.5
:	:

Step 2: AND the input addressed in this way (you will find the execution time in the tables in the chapter entitled "List of Instructions")

Typical Execution Time in μs		
Direct Addressing Indirect Addressing		
0.1	Time for 1.6+	

Total execution time:

0.5 μs 1.6 μs 2.1 μs

Calculating the Execution Time for Area-Crossing Memory-Indirect Addressing

Example: A [AR1, P#23.1] ... with I 1.0 in AR1

Step 1: Load the contents of AR1, and increment them by the offset 23.1 (the time required is in the table on page 24)

Address is in	Execution Time in μs
:	:
AR1/AR2 (area-crossing)	1.6
:	:

Step 2: AND the input addressed in this way (you will find the execution time in the tables in the chapter entitled "List of Instructions")

Typical Execution Time in μs											
Indirect Addressing											
Time for 1.6+											

Total execution time:

1.6 μs

+ 1.6 μs = 3.2 μs

Execution Time for Addressing via Parameters

Example: A Parameter ... with I 0.5 in the block parameter list

Step 1: Load input I 0.5 addressed via the parameter (the time required is in the table on page 24).

Address is in	Execution Time in μs
:	:
:	:
Parameter (double word)	2.0

Step 2: AND the input addressed in this way (you will find the execution time in the tables in the chapter entitled "List of Instructions")

Typical Execution Time in μ s											
Direct Addressing	Indirect Addressing										
0.1	Time for 1.6+										

Total execution time:

2.0 μs

+ 1.6 μs = 3.6 μs

List of Instructions

This chapter contains the complete list of S7-300 instructions. The descriptions have been kept as concise as possible. You will find a detailed functional description in the various STEP 7 reference manuals.

Please note that, in the case of indirect addressing (examples see page 19), you must add the time required for loading the address of the particular instruction to the execution times listed (see page 24).

Bit Logic Instructions

Examining the signal state of the addressed instruction and gating the result with the RLO according to the appropriate logic function.

						Typical Execution Time in μs									
Instruc-	Adduses				Length			irect ressing		Indirect Addressing ¹⁾					
tion	Address Identifier	ption		in Words 2)	312	31x, 147, 151, 154	317	319	312	31x, 147, 151, 154	317	319			
Α		AND													
	I/Q a.b	Input/output			1/2	0.2	0.1	0.05	0.01	3.0+	1.6+	0.09+	0.01+		
	M a.b	Bit memory			1/2	0.4	0.2	0.05	0.01	3.2+	1.7+	0.09+	0.01+		
	L a.b	Local data bit			2	0.7	0.3	0.06	0.02	3.7+	2.0+	0.07+	0.01+		
	DBX a.b	Data bit			2	2.9	1.4	0.17	0.02	4.5+	2.4+	+80.0	0.01+		
	DIX a.b	Instance data bit			2	2.9	1.4	0.17	0.02	4.5+	2.4+	0.07+	0.01+		
	c[AR1,m]	Register-ind., area	-internal (A	AR1)	2	_	_	_	_	+	+	+	+		
	c[AR2,m]	Register-ind., area	i-internal (ُA	AR2)	2	_	_	_	_	+	+	+	+		
	[AR1,m]	Area-crossing via	(AR1)		2	_	_	_	_	+	+	+	+		
	[AR2,m]	Area-crossing via (AR2)			2	_	_	_	-	+	+	+	+		
	Parameter	Via parameter			2	_	_	_	_	+	+	+	+		
Status wo	atus word for: A BR		CC	C1 C	C 0	OV	OS	OR	STA	A F	RLO	FC			
Instruction	n depends on	:	_	-	-	_	_	_	Yes	_	- Yes		Yes		
Instructio	n affects:		_	-	-	_	_	_	Yes	Yes	3	Yes	1		

Plus time required for loading the address of the instruction (see page 24)
 With direct instruction addressing/ with indirect instruction adressing

							Typical Execution Time in μs								
Instruc- tion	0 -1 -1					Length		_	Direct Iressing						
	Addr Ident		Des	scription		in Words 2)	312	31x, 147, 151, 154	317	319	312	31x, 147, 151, 154	317	319	
AN AND NOT															
	I/Q	a.b	Input/output			1/2	0.3	0.2	0.05	0.01	3.2+	1.7+	0.09+	0.01+	
	M	a.b	Bit memory			1/2	0.4	0.2	0.05	0.01	3.4+	1.8+	0.09+	0.01+	
	L	a.b	Local data bit			2	8.0	0.4	0.06	0.02	3.9+	2.1+	+80.0	0.01 +	
	DBX	a.b	Data bit			2	3.0	1.5	0.17	0.02	4.7+	2.5+	0.09+	0.01 +	
	DIX	a.b	Instance data l	oit		2	3.0	1.5	0.17	0.02	4.7+	2.5+	0.07+	0.01+	
	c[AR1	,m]	Register-ind., a	area-interna	al (AR1)	2	_	_	_	_	+	+	+	+	
	c[AR2	,mį	Register-ind., a	area-interna	al (AR2)	2	_	_	_	_	+	+	+	+	
	[AR1,r	n]	Area-crossing	via (AR1)	, ,	2	_	_	_	_	+	+	+	+	
	[AR2,r	- ,				2	_	_	_	_	+	+	+	+	
	Param	eter	Via parameter			2	_	_	_	_	+	+	+	+	
Status wor	d for:	AN		BR CC1 CC0 OV OS OR STA RLO		LO	FC								
Instruction	depends	s on:		=	-	_	-	_	_	Yes	_	Yes		Yes	
Instruction	affects:			-	_	_	-	-	=	Yes	Yes	yes Yes		1	

Plus time required for loading the address of the instruction (see page 24)
 With direct instruction addressing/ with indirect instruction adressing

							Typical Execution Time in μs								
Instruc-	Addr			Length		_	irect ressing		Indirect Addressing ¹⁾						
tion	Ident		Descrip	otion		in Words 2)	312	31x, 147, 151, 154	317	319	312	31x, 147, 151, 154	317	319	
0			OR												
	I/Q	a.b	Input/output			1/2	0.2	0.1	0.05	0.01	3.0+	1.6+	0.11+	0.01+	
	M	a.b	Bit memory			1/2	0.3	0.2	0.05	0.01	3.2+	1.7+	0.11+	0.01+	
	L	a.b	Local data bit			2	0.7	0.3	0.06	0.02	3.7+	2.0+	0.10+	0.01+	
	DBX	a.b	Data bit			2	2.9	1.4	0.20	0.02	4.6+	2.4+	0.11+	0.01+	
	DIX	a.b	Instance data bit			2	2.9	1.4	0.20	0.02	4.6+	2.4+	0.09+	0.01+	
	c[AR1	,m]	Register-ind., area	-interna	al (AR1)	2	_	_	_	_	+	+	+	+	
	c[AR2,	,m]	Register-ind., area	ι-interna	al (AR2)	2	_	_	_	_	+	+	+	+	
	[AR1,n	n]	Area-crossing via	(AR1)		2	_	_	_	_	+	+	+	+	
	[AR2,r	n]	Area-crossing via	(AR2)		2	_	_	_	_	+	+	+	+	
	Param	eter	Via parameter			2	_	_	-	-	+	+	+	+	
Status wor	d for:	0		BR	CC 1	CC 0	0	V	OS	OR	STA	TA RLO2		FC	
Instruction	depends	s on:		-	-	-	-	-	-	-	-	Y	es	Yes	
Instruction	affects:			_	-	-	-	-	_	0	Yes	Y	es	1	

Plus time required for loading the address of the instruction (see page 24)
 With direct instruction addressing/ with indirect instruction adressing

							Typical Execution Time in μs									
Instruc- tion	A -1 -1				Length		_	irect ressing		Indirect Addressing ¹⁾						
	Addro Identi		Des	cription		in Words 2)	312	31x, 147, 151, 154	317	319	312	31x, 147, 151, 154	317	319		
ON			OR NOT													
	I/Q	a.b	Input/output			1/2	0.3	0.2	0.05	0.01	3.2+	1.7+	0.11+	0.01+		
	M	a.b	Bit memory			1/2	0.4	0.2	0.05	0.01	3.5+	1.8+	0.11+	0.01+		
	L	a.b	Local data bit			2	8.0	0.4	0.06	0.02	3.9+	2.1+	0.10+	0.01+		
	DBX	a.b	Data bit			2	3.0	1.5	0.20	0.02	4.7+	2.5+	0.11+	0.01+		
	DIX	a.b	Instance data l	oit		2	3.0	1.5	0.20	0.02	4.7+	2.5+	0.09+	0.01+		
	c[AR1,	m]	Register-ind., a	area-interna	al (AR1)	2	_	1	_	_	+	+	+	+		
	c[AR2,	m]	Register-ind., a	area-interna	al (AR2)	2	_	_	_	_	+	+	+	+		
	[AR1,n	n]	Area-crossing	via (AR1)		2	_	_	_	_	+	+	+	+		
	[AR2,n	1]	Area-crossing	via (AR2)		2	_	_	_	_	+	+	+	+		
	Param	eter	Via parameter			2	_	_	_	_	+	+	+	+		
Status wor	d for:	ON		BR	CC 1	CC 0	0	V	os	OR	STA	A F	RLO	FC		
Instruction	depends	on:		=	-	_	-	-	_	-	-	,	Yes	Yes		
Instruction	affects:			-	-	_	-	-	_	0	Yes	,	Yes	1		

Plus time required for loading the address of the instruction (see page 24)
 With direct instruction addressing/ with indirect instruction adressing

									Typic	al Execu	tion Time	e in μs		
Instruc-	Addr	ess				Length in		_	irect ressing				rect ssing ¹⁾	
tion	Identi	ifier	Des	cription		Words 2)	312	31x, 147, 151, 154	317	319	312	31x, 147, 151, 154	317	319
Х			EXCLUSIVE C	ut/output										
	I/Q	a.b	Input/output			1/2 1/2	0.2	0.1	0.05	0.01	2.9+	1.6+	0.11+	0.01+
	М	a.b	Bit memory	t memory			0.3	0.2	0.05	0.01	3.2+	1.7+	0.11+	0.01+
	L	a.b	Local data bit			2	0.7	0.3	0.06	0.02	3.7+	2.0+	0.10+	0.01+
	DBX	a.b	Data bit			2	2.9	1.4	0.20	0.02	4.5+	2.4+	0.11+	0.01+
	DIX	a.b	Instance data	oit		2	2.9	1.4	0.20	0.02	4.5+	2.4+	0.09+	0.01+
	c[AR1,	,m]	Register-ind., a	area-interna	al (AR1)	2	_	_	_	_	+	+	+	+
	c[AR2,	,m]	Register-ind., a	area-interna	al (AR2)	2	_	_	_	-	+	+	+	+
	[AR1,n	n]	Area-crossing	via (AR1)		2	_	_	_	-	+	+	+	+
	[AR2,n		Area-crossing	via (AR2)		2	_	_	_	_	+	+	+	+
	Param	eter	Via parameter			2	_	_	_	-	+	+	+	+
Status wor	tatus word for: X		BR	CC 1	CC 0	0	V	os	OR	STA	R	LO	FC	
Instruction	nstruction depends on:			=	_	=	-	=	=	_	Y	es	Yes	
Instruction	ruction affects:			_	-	_	-	-	_	0	Yes	Y	es	1

Plus time required for loading the address of the instruction (see page 24)
 With direct instruction addressing/ with indirect instruction adressing

								Тур	ical Exec	ution Tim	ne in μs		
					Length		_	irect ressing				irect ssing ¹⁾	
Instruc- tion	Address Identifier	Desc	ription		in Words 2)	312	31x, 147, 151, 154	317	319	312	31x, 147, 151, 154	317	319
XN		EXCLUSIVE OF	RNOT										
	I/Q a.b	Input/output			1/2	0.3	0.2	0.05	0.01	3.2+	1.7+	0.11+	0.01+
	M a.b	Bit memory Local data bit			1/2	0.4	0.2	0.05 0.06	0.01	3.5+	1.8+	0.11+	0.01+
	L a.b DBX a.b	Data bit			2	0.8 3.0	1.5	0.06	0.02 0.02	3.9+ 4.7+	2.1+ 2.5+	0.10+ 0.11+	0.01+ 0.01+
	DIX a.b	Instance data bit	t		2	3.0	1.5	0.20	0.02	4.7+ 4.7+	2.5+	0.11+	0.01+
	c[AR1,m]	Register-ind., ar	ea-internal	(AR1)	2	_	_	_	_	+	+	+	+
	c[AR2,m]	Register-ind., ar	ea-internal	(AR2)	2	_	_	_	_	+	+	+	+
	[AR1,m]	Area-crossing vi	a (AR1)	, ,	2	-	_	_	_	+	+	+	+
	[AR2,m]	Area-crossing vi	a (AR2)		2	_	_	_	-	+	+	+	+
	Parameter Via parameter				2	-	_	_	-	+	+	+	+
Status wo	Status word for: XN			CC 1	CC	0	OV	os	OR	ST	Ά	RLO	FC
Instruction	nstruction depends on:			_	_		-	=	_	-		Yes	Yes
Instruction	truction affects:		_	-	_			1	0	Ye	s	Yes	1

Plus time required for loading the address of the instruction (see page 24)
 With direct instruction addressing/ with indirect instruction adressing

Bit Logic Instructions with Parenthetical Expressions

Saving the BR, RLO and OR bits and a function identifier (A, AN, ...) to the nesting stack. Seven nesting levels are possible per block. The listed parenthesese also apply to the "right parenthesis"-Instructions.

							Typical I	Executio	n Time in	μ s 1)		
Instruction	Address Identifier	Description	I	Length Words		312	31x, 14 151, 15	-	317			319
A(AND left parenthes	is	1		3.2	1.6		0.18			0.02
AN(AND NOT left pare	nthesis	1		3.3	1.6		0.18			0.02
O(OR left parenthesis		1		3.0	1.5		0.11			0.02
ON(OR NOT left parent	hesis	1		3.0	1.5		0.11			0.02
X(EXCLUSIVE OR left parenthesis		1		3.0	1.5		0.11			0.02
XN(EXCLUSIVE OR No left parenthesis	OT	1		3.0	1.5		0.11			0.02
Status word for:	A(, AN(, C	O(, ON(, X(, XN(BR	CC 1	CC C	OV	OS	OR	STA	RL	0	FC
Instruction depe	nds on:		Yes	_	_	_	-	Yes	_	Ye	s	Yes
Instruction affect	ts:		_	_	_	_	-	0	1	_		0

¹⁾ also applies to "right parenthesis"- Instructions

	A dalua a a							Typical	Execution	on Time ir	1 μ s	
Instruction	Address Identifier	Description		Length Word			312		k, 147, 1, 154	317	;	319
)		Right parenthesis, p ping an entry off the ing stack, gating the with the current RL0 the processor	nest- RLO	1			1.0		1.0	0.1		0.02
Status word for	:)		BR	CC 1	CC)	OV	os	OR	STA	RLO	FC
Instruction depe	ends on:		_	_	_		-	_	_	_	Yes	_
Instruction affect	cts:		Yes	_	_		=	=	Yes	1	Yes	1

ORing of AND Operations

The ORing of AND operations is implemented according to the rule: AND before OR.

	A -1 -1						Typical E	xecutio	n Time in	us	
Instruction	Address Identifier	Description		ength in Words	3	12	31x, 14 151, 1		317	;	319
0		ORing of AND operations according to the rule: AND before OR	ı	1	(0.2	0.1		0.04	(0.01
Status word for	: О		BR	CC 1	CC 0	OV	os	OR	STA	RLO	FC
Instruction dep	ends on:		-	_	-	_	_	Yes	_	Yes	Yes
Instruction affe	cts:		-	_	-	_	_	Yes	1	-	Yes

Logic Instructions with Timers and Counters

Examining the signal state of the addressed timer/counter and gating the result with the RLO according to the appropriate logic function.

						Турі	cal Execu	tion Time	in μs		
			Length			rect essing				irect ssing ¹⁾	
Instruction	Address Identifier	Description	in Words ²⁾	312	31x, 147, 151, 154	317	319	312	31x, 147, 151, 154	317	319
A	T f	AND Timer Counter	1/2+ 1/2+	0.6 0.3	0.3 0.2	0.36 0.10	0.13 0.09	2.1+ 2.0+	1.1+ 1.1+	0.42+ 0.13+	0.13+ 0.09+
	Timer para. Counter p.	Timer/counter (adressed via parameter)	2	_ _		_ _	_ _	++	+ +	+	+
Status word for	r: A		CC 1	BR	CC 0	OV	os	OR	STA	RLO	FC
Instruction dep	ends on:		-	-	-	=	-	Yes	=	Yes	Yes
Instruction affe	ruction affects:		-	-	-	=	-	Yes	Yes	Yes	1

Plus time required for loading the address of the instruction (see page 24)
 With direct instruction addressing/ with indirect instruction adressing

						Тур	ical Execu	ution Time	e in μs		
	Address		Length		_	irect ressing				irect ssing ¹⁾	
Instruction	Identifier	Description	in Words ²	312	31x, 147, 151, 154	317	319	312	31x, 147, 151, 154	317	319
AN	T f	AND NOT Timer Counter	1/2 1/2	0.8 0.5	0.4 0.3	0.36 0.10	0.13 0.09	2.3+ 2.2+	1.2+ 1.2+	0.42+ 0.13+	0.13+ 0.09+
	Timer para. Counter p.	Timer/counter (addressed via parameter)	2	_	_ _	_ _	_ _	+ +	+ +	+ +	+ +
Status word f	or: AN		BR	CC 1	CC 0	OV	os	OR	STA	RLO	FC
Instruction de	epends on:		-	-	_	-	-	Yes	_	Yes	Yes
Instruction af	fects:		-	-	=	=	=	Yes	Yes	Yes	1

Plus time required for loading the address of the instruction (see page 24)
 With direct instruction addressing/ with indirect instruction adressing

						Typic	al Execut	ion Time	in μs		
			Length		Dire Addre				Indi Addres	rect ssing ¹⁾	
Instruction	Address Identifier	Description	in Words ²⁾	312	31x, 147, 151, 154	317	319	312	31x, 147, 151, 154	317	319
0	T f	OR timer OR counter	1/2 1/2	0.6 0.3	0.3 0.2	0.36 0.10	0.13 0.09	2.1+ 2.0+	1.1+ 1.0+	0.42+ 0.13+	0.13+ 0.09+
	Timerpara. Counter p.	OR timer/counter (adressed via pa- rameter)	2	- -	_ _	_ _	- -	+	+	++	+
ON	T f	OR NOT timer OR NOT counter	1/2 1/2	0.8 0.5	0.4 0.3	0.36 0.10	0.13 0.09	2.3+ 2.2+	1.2+ 1.1+	0.42+ 0.13+	0.13+ 0.09+
	Timerpara. Counter p.	OR NOT timer/ counter (addressed via parameter)	2	_ _		_	_ _	+++	+	+ +	+

Plus time required for loading the address of the instruction (see page 24)
 With direct instruction addressing/ with indirect instruction adressing

								Тур	ical Exe	cution Tin	ne in μs		
	Address		Leng	jth		Ad	Dire	ct ssing				lirect essing ¹⁾	
Instruction	Address Identifier	Description	in Word	e 2)	312	31 14 15 15	7, 11,	317	319	312	31x, 147, 151, 154	317	319
Х	T f	EXCLUSIVE OR timer counter	1/2 1/2		0.6 0.4	0. 0.		0.36 0.10			1.1+ 1.1+	0.42+ 0.13+	0.13+ 0.09+
	Timerpara. Counter p.	EXCLUSIVE OR timer/counter (addressed via parameter)	2		_	-	-	_ _	_	+ +	+ +	+ +	+ +
Status word for	: O, ON, X		BR	CC 1	CC	0	0	V	os	OR	STA	RLO	FC
Instruction dep	ends on:		_	-	-	-	_	-	-	-	-	Yes	Yes
Instruction affe	ruction affects:		-	-	-	-	=	-	-	0	Yes	Yes	1

Plus time required for loading the address of the instruction (see page 24)
 With direct instruction addressing/ with indirect instruction adressing

								Тур	ical Exe	ution Tin	ne in μs		
	Address		Leng	gth			Dire dres	ct ssing				irect ssing ¹⁾	
Instruction	Identifier	Description	in Word	e 2)	312	315 147 151 154	7, 1,	317	319	312	31x, 147, 151, 154	317	319
XN	T f C f	EXCLUSIVE OR timer counter	1/2 1/2		0.8 0.5	0.4 0.3		0.36 0.10		2.3+ 2.2+	1.2+ 1.2+	0.42+ 0.13+	0.13+ 0.09+
	Timerpara. Counter p.	EXCLUSIVE OR NOT timer/coun- ter (addressed via parameter)	2		_ _	_ _		_ _		+ +	+ +	+ +	+ +
Status word for	: XN		BR	CC 1	CC	0 0	0	V	os	OR	STA	RLO	FC
Instruction dep	ends on:		-	-	-	-	_	-	-	-	-	Yes	Yes
Instruction affe	cts:		=	=	-	-	_	-	=	0	Yes	Yes	1

Plus time required for loading the address of the instruction (see page 24)
 With direct instruction addressing/ with indirect instruction adressing

Word Logic Instructions with the Contents of Accumulator 1

Gating the contents of ACCU1 and/or ACCU1-L with a word or double word according to the appropriate function. The word or double word is either a constant in the instruction or in ACCU2. The result is in ACCU1 and/or ACCU1-L.

	A -1 -1							Typica	al Execut	ion Time in	μ s
Instruction	Address Identifier	De	scription			ength in Vords	312		1x, 147, 51, 154	317	319
AW		AND ACCU2-L				1	0.6		0.3	0.21	0.02
AW	k16	AND 16-bit cons	stant			2	0.6		0.3	0.19	0.02
OW		OR ACCU2-L				1	0.6		0.3	0.18	0.02
OW	k16	OR 16-bit const	ant			2	0.6		0.3	0.18	0.02
XOW		EXCLUSIVE OF	R ACCU2-	·L		1	0.6		0.3	0.21	0.02
XOW	k16	EXCLUSIVE OF	R 16-bit co	nstant		2	0.6		0.3	0.21	0.02
AD		AND ACCU2				1	1.9		1.0	0.13	0.02
AD	k32	AND 32-bit cons	stant			3	2.1		1.0	0.18	0.02
Status word for	r: AW, OW, 3	XOW, AD	BR	CC 1	CC 0	OV	os	OR	STA	A RLO	FC
Instruction dep	ends on:		-	_	_	-	_	_	_	_	_
Instruction affe	cts:		I	Yes	0	0		_			

	0 d due							Typical	Executi	on Tim	e in μ	s
Instruction	Address Identifier	De	scription			ngth in Vords	312		, 147, I, 154	317		319
OD		OR ACCU2				1	1.9		1.0	0.13	1	0.02
OD	k32	OR 32-bit consta	ant			3	2.1		1.0	0.18	3	0.02
XOD		EXCLUSIVE OF	R ACCU2			1	1.9		1.0	0.13	;	0.02
XOD	k32	EXCLUSIVE OF	R 32-bit co	nstant		3	2.1		1.0	0.18	;	0.02
Status word for	r: OD, XOD		BR	CC 1	CC 0	OV	os	OR	STA	A F	LO	FC
Instruction dep	ends on:		=	=	-	-	_	=	_		_	_
Instruction affe	truction affects:			Yes	0	0	_	-	_		_	_

Evaluating Conditions Using AND, OR and EXCLUSIVE OR

Examining the specified conditions for their signal status, and gating the result with the RLO according to the appropriate function.

In-	Ad-							Турі	cal Execution	n Time in	ı μ s
struc- tion	dress Identi- fier	Des	cription			Lenç in Wo		312	31x, 147, 151, 154	317	319
A/ O/	==0	AND, OR, EXCLUSIVE OF Result=0 (CC 1	₹ =0)and (C	CC 0=0)		1		0.3	0.2	0.03	0.03
X	>0	Result>0 (CC 1	=1) and (CC 0=0)		1		0.5	0.3	0.05	0.03
	<0	Result<0 (CC 1:	=0)and (C	C 0=1)		1		0.5	0.3	0.05	0.03
	<>0	Result≠0 ((CC1=0)and(CC	0=1)or (0	CC1=1)and	d(CC 0=0))	1		0.3	0.2	0.05	0.03
	<=0	R<=0((CC 1=0) and (CC 0=	=1) or (CC	1=0) and ((CC 0=0))	1		0.3	0.2	0.03	0.03
	>=0	R>=0((CC 1=1) and (CC 0=	=0) or (CC	1=0) and ((CC 0=0))	1		0.3	0.2	0.03	0.03
	UO	AND unordered math instruction	(CC 1	=1) and (C	CC 0=1)	1		0.3	0.2	0.03	0.03
	os	AND OS=1				1		0.2	0.1	0.03	0.03
	BR	AND BR=1				1		0.2	0.1	0.03	0.03
	OV	AND OV=1				1		0.2	0.1	0.03	0.03
Status w	ord for:	A/ O/ X	BR	CC 1	CC 0	OV	os	OR	STA	RLO	FC
Instruction	on depend	ls on:	Yes	Yes	Yes	Yes	Yes	Yes	-	Yes	Yes
Instruction	on affects:		_	_	_	_	_	Yes	Yes	Yes	1

In-								Typical	Execution	n Time in p	ιS
struc- tion	Address Identifier	Dos	cription			Length in Words	312	,	x, 147, 1, 154	317	319
AN/ ON/	==0	AND NOT, OR NOT, EX Result=0 (CC		OR NOT I (CC 0=0)		1	0.3		0.2	0.03	0.03
XN	>0	Result>0 (CC	1=1) and	I (CC 0=0)		1	0.5		0.3	0.05	0.03
	<0	Result<0 (CC	1=0) and	I (CC 0=1)		1	0.5		0.3	0.05	0.03
	<>0	Result≠0 ((CC 1=0) and (CC 0=1)	or (CC 1=	=1) and (C	C 0=0))	1	0.5		0.3	0.05	0.03
	<=0	Result<=0 ((CC 1=0) and (CC 0=1)	=0) and (Co	C 0=0))	1	0.2		0.1	0.03	0.03	
	>=0	Result>=0 ((CC 1=1) and (CC 0=0)	or (CC 1=	=0) and (Co	C 0=0))	1	0.2		0.1	0.03	0.03
	UO	unordered math instruction 0=1)	on (Co	C 1=1) and	(CC	1	0.5		0.3	0.03	0.03
	os	OS=1				1	0.3		0.2	0.03	0.03
	BR	BR=1				1	0.3		0.2	0.03	0.03
	OV	OV=1				1	0.3		0.2	0.03	0.03
Status w	ord for:	AN/ ON/ XN	BR	CC 1	CC 0	OV	os	OR	STA	RLO	FC
Instruction	on depends	on:	Yes	Yes	Yes	Yes	Yes	Yes	_	Yes	Yes
Instruction	on affects:		_	_	-	_	-	Yes	Yes	Yes	1

S7-300 Instruction list, CPU 31xC, CPU 31x, IM 151-7 CPU, IM 151-8 CPU, IM 154-8 CPU, BM 147-1 CPU, BM 147-2 CPU A5E00105517-10

Edge-Triggered Instructions

Detection of an edge change. The current signal state of the RLO is compared with the signal state of the instruction or "edge bit memory". FP detects a change in the RLO from "0" to "1"; FN detects a change in the RLO from "1" to "0".

									Тур	ical Exe	cution Tin	ne in μs		
Instruc-	Addr			Longt	h			Dire dres	ct ssing				lirect essing ¹⁾	
tion	Ident		Description	Lengt in Word	ds	12	31x 147 151 154	7, 1,	317	319	312	31x, 147, 151, 154	317	319
FP	I/Q	a.b	Detecting the positive		().5	0.3		0.13	0.04			0.10+	0.02+
	M	a.b	edge in the RLO.	2		1.0	0.5		0.29	0.04			0.10+	0.02+
	L	a.b	The bit addressed in	2		1.2	0.6		0.30	0.04			+80.0	0.02+
	DBX	a.b	the instruction is the	2		3.6	1.8		0.20	0.04			0.11+	0.02+
	DIX	a.b	auxiliary edge bit memory.	2	3	3.6	1.8	3	0.20	0.04	5.2+	2.7+	0.09+	0.02+
	c[AR1,	,m]		2		_	-		_	_	+	+	+	+
	c[AR2			2 2		_	_		_	_	+	+	+	+
	[AR1,r	-		2		-	_		_	_	+	+	+	+
	[AR2,r	-		2		-	_		_	_	+	+	+	+
	Param	eter		2		-	_		_	_	+	+	+	+
Status wor	d for:	FP		BR	CC 1	CC	0	0	V	os	OR	STA	RLO	FC
Instruction	depends	s on:		_	-	-	-	_	-	-	_	_	Yes	_
Instruction	affects:			_	_	-	-	_	-	_	0	Yes	Yes	1

¹⁾ Plus time required for loading the address of the instruction (see page 24)

							Т	ypic	al Execu	ıtion Tim	e in μs		
							irect ressin	ıg				irect ssing ¹⁾	
Instruc- tion	Address Identifier	Description	Lengt in Word	als	12	31x, 147, 151, 154	31	17	319	312	31x, 147, 151, 154	317	319
FN	I/Q a.b		2	C).7	0.3	0.	13	0.04	3.5+	1.9+	0.10+	0.02+
	M a.b	0		1	.1	0.5	0.	13	0.04	3.8+	2.0+	0.10+	0.02+
	L a.b	bit addressed in the	2	1	.3	0.7	0.	14	0.04	4.2+	2.2+	+80.0	0.02+
	DBX a.b	intruction is the auxi-	2	3	3.7	1.9	0.:	20	0.04	5.2+	2.8+	0.11+	0.02+
	DIX a.b	liary edge bit memory.	. 2	3	3.7	1.9	0.:	20	0.04	5.2+	2.8+	0.09+	0.02+
	c[AR1,m]		2		_	_	-	_	_	+	+	+	+
	c[AR2,m]		2		_	_	-	_	_	+	+	+	+
	[AR1,m]		2		_	_	-	_	_	+	+	+	+
	[AR2,m]		2		_	_	-	_	_	+	+	+	+
	Parameter		2		_	_	-	_	_	+	+	+	+
Status wor	d for: FN		BR	CC 1	CC	0	OV		os	OR	STA	RLO	FC
Instruction	depends on:		-	_	_	-	_		-	_	-	Yes	-
Instruction	affects:		-	_	_	-	_		-	0	Yes	Yes	1

¹⁾ Plus time required for loading the address of the instruction (see page 24)

Setting/Resetting Bit Addresses

Assigning the value "1" or "0" or the RLO o the addressed instruction. The instructions can be MCR-dependent.

										Typica	I Execu	ution T	īme in με	S	
In- struc-	Addre		Description	n		Len ir Woı	ì		Dire Addres					direct essing ¹⁾	
tion	identi	iiei				2)		312	31x,147 151,154	317	319	312	31x,14 151,15	317	319
S	I/Q	a.b	Set input/output to "1"			1/	2	0.2	0.1	0.11	0.02	3.1+	1.7+	+80.0	0.02+
			(MCR-dependent)					0.3	0.2	0.13	0.06	3.3+	1.8+	0.10+	0.06+
	М	a.b	Set bit memory to "1"			1/	2	0.4	0.2	0.11	0.02	3.4+	1.8+	0.11+	0.02+
			(MCR-dependent)					1.8	0.9	0.13	0.06	3.7+	2.0+	0.12+	0.06+
	L	a.b	Set local data bit to "1"			2		0.9	0.4	0.12	0.02	3.8+	2.0+	0.07+	0.02+
			(MCR-dependent)					2.0	1.0	0.14	0.06	3.9+	2.1+	0.09+	0.06+
	DBX	a.b	Set data bit to "1"			2		3.4	1.7	0.19	0.02	4.8+	2.6+	0.10+	0.02+
			(MCR-dependent)			_		3.5	1.7	0.19	0.06	5.0+	2.7+	0.11+	0.06+
	DIX	a.b	Set instance data bit to "	1"		2		3.4	1.7	0.19	0.02	4.8+	2.6+	0.09+	0.02+
			(MCR-dependent)					3.5	1.7	0.19	0.06	5.0+	2.7+	0.11+	0.06+
	c[AR1,r	m]	Register-ind., area-intern	al (AR1)		2		_	_	_	_	+	+	+	+
	c[AR2,r	n]	Register-ind., area-intern	al (AR2)		2		_	_	_	_	+	+	+	+
	[AR1,m]	Area-crossing via (AR1)			2		-	_	_	_	+	+	+	+
	[AR2,m]	Area-crossing via (AR2)			2		-	_	_	_	+	+	+	+
	Parame	eter	Via parameter			2		_	_	_	_	+	+	+	+
Status	word for:	S		BR	CC	C 1	CC	0	OV	os	OR		STA	RLO	FC
Instruct	tion depe	ends o	on:	-	-	-	-	-	-	_	_		_	Yes	=
Instruc	tion affec	ts:		-	-	-	_	-	-	_	0		Yes	-	0

Plus time required for loading the address of the instruction (see page 24) With direct instruction addressing/ with indirect instruction addressing

								Typica	l Execu	ıtion Tiı	me in į	ıs	
	Address				Length			ect essing				direct essing ¹⁾	
Instruction	Identifier	Descrip	otion		in Word ²⁾	312	31x, 147, 151, 154	317	319	312	31x, 147, 151, 154	317	319
R	I/Q a.b	Reset input/output	to "0"		1/2	0.3	0.1	0.12	0.02	3.2+	1.7+	0.08+	0.02+
		(MCR-dependent)				0.3	0.2	0.13	0.06	3.5+	1.8+		0.06+
	M a.b	Set bit memory to			1/2	0.5	0.3	0.12	0.02	3.5+	1.8+		0.02+
		(MCR-dependent)				1.8	0.9	0.13	0.06	3.6+	1.9+	0.13+	0.06+
	L a.b Set local data				2	0.9	0.4	0.12	0.02	3.9+	2.1+	0.10+	0.02+
		(MCR-dependent)				2.0	1.0	0.14	0.06	4.0+	2.1+		0.06+
	DBX a.b	Set data bit to "0"			2	3.4	1.7	0.23	0.02	5.0+	2.6+		0.02+
		(MCR-dependent)				3.6	1.8	0.25	0.06	5.1+	2.7+		0.06+
	DIX a.b	Set instance data			2	3.4	1.7	0.23	0.02	5.0+	2.6+		0.02+
		(MCR-dependent)				3.6	1.8	0.25	0.06	5.1+	2.7+	0.16+	0.06+
	c[AR1,m]	Register-ind., area	-internal (AR1)	2	_	_	_	_	+	+	+	+
	c[AR2,m]	Register-ind., area	-internal (/	AR2)	2	_	_	_	-	+	+	+	+
	[AR1,m]	Area-crossing via	(AR1)		2	_	_	_	-	+	+	+	+
	[AR2,m]	Area-crossing via	(AR2)		2	_	_	_	_	+	+	+	+
	Parameter	Via parameter			2	_	_	_	_	+	+	+	+
Status word f	or: R		BR	CC .	1 CC 0	С	V	OS	OR	ST	Ά	RLO	FC
Instruction de	pends on:		=	-	=	-	-	_	_	_	-	Yes	=
Instruction aff	fects:		=	-	_	-	-	_	0	Ye	s	-	0

Plus time required for loading the address of the instruction (see page 24)
 With direct instruction addressing/ with indirect instruction addressing

								Typica	l Execut	ion Time	e in μs		
In-	Δddr				Length		Dire Addre					direct essing ¹⁾	
struc- tion	Identi		Description		Words 2)	312	31x, 147, 151, 154	317	319	312	31x, 147, 151, 154	317	319
=	I/Q	a.b	Assign RLO to input/out	put	1/2	0.2	0.1	0.08	0.02	3.2+	1.7+	0.10+	0.02+
						0.3	0.2	0.10	0.06	3.4+	1.8+	0.11+	0.06+
	(MCR-dependent)			ory	1/2	0.6	0.3	0.08	0.02	3.5+	1.8+	0.13+	0.02+
	(MCR-dependent)					1.8	0.9	0.10	0.06	3.7+	2.0+	0.13+	0.06+
	L a.b Assign RLO to loc			a bit	2	0.8	0.4	0.09	0.02	3.9+	2.0+	0.12+	0.02+
	(MCR-dependent)					2.1	1.0	0.11	0.06	4.1+	2.2+	0.12+	0.06+
	DBX	a.b	Assign RLO to data bit		2	3.4	1.7	0.23	0.02	5.0+	2.6+	0.16+	0.02+
	5.07		(MCR-dependent)		_	3.6	1.8	0.23	0.06	5.1+	2.7+	0.16+	0.06+
	DIX	a.b	Assign RLO to instance	data bit	2	3.4	1.7	0.23	0.02	5.0+	2.6+	0.15+	0.02+
			(MCR-dependent)			3.6	1.8	0.23	0.06	5.1+	2.7+	0.16+	0.06+
	c[AR1,	m]	Register-ind., area-inter	nal(AR1)	2	_	_	-	_	+	+	+	+
	c[AR2,	m]	Register-ind., area-inter	nal(AR2)	2	_	_	_	_	+	+	+	+
	[AR1,m		Area-crossing via (AR1)		2	_	_	_	_	+	+	+	+
	[AR2,m	۱]	Area-crossing via (AR2))	2	_	_	_	_	+	+	+	+
	Parameter Via parameter				2	_	_	-	_	+	+	+	+
Status	word fo	r: =	:	BR	CC 1	CC 0	OV	os	OF	S	TA	RLO	FC
Instructi	ion depe	nds o	n:	-	-	-	_	_	_		_	Yes	=
Instructi	ion affec	ts:		-	-	-	-	_	0	Y	'es	-	0

Plus time required for loading the address of the instruction (see page 24)
 With direct instruction addressing/ with indirect instruction addressing

Instructions Directly Affecting the RLO

The following instructions have a direct effect on the RLO.

	Address			ength in			Typical E	xecution	Time in μ	s	
Instruction	Identifier	Description	,	Words	31	2	31x, 147, 151, 154		317		319
CLR		Set RLO to "0"		2	0.	2	0.1		0.03		0.01
Status word for	or: CLR		BR	CC 1	CC 0	OV	os	OR	STA	RLO	FC
Instruction de	pends on:		-	_	_	-	_	_	_	_	_
Instruction aff	ects:		=	-	_	_	_	0	0	0	0
SET		Set RLO to "1"		2	0.	2	0.1		0.03		0.01
Status word for	or: SET		BR	CC 1	CC 0	OV	OS	OR	STA	RLO	FC
Instruction de	pends on:		=	-	_	_	_	_	_	_	_
Instruction aff	ects:		=	-	_	_	_	0	1	1	0
NOT		Negate RLO		2	0.	2	0.1		0.03		0.01
Status word for	or: NOT		BR	CC 1	CC 0	OV	os	OR	STA	RLO	FC
Instruction de	pends on:		-	-	=	-	-	Yes	_	Yes	_
Instruction aff	ects:		=	-	=	-	-	-	1	Yes	_

	Adda		Ler	ngth in			Typical E	xecution '	Time in μs	3	
Instruction	Address Identifier	Description	W	ords	312	!	31x, 147, 151, 154		317		319
SAVE		Retain the RLO in the Bit BR		1	0.2		0.1		0.03		0.01
Status word for	or: SAVE		BR	CC 1	CC 0	OV	os	OR	STA	RLO	FC
Instruction de	pends on:		=	_	_	=	_	_	_	Yes	_
Instruction aff	ects:		Yes	-	_	_	-	_	_	_	_

Timer Instructions

Starting or resetting a timer (addressed directly or via a parameter). The time value must be in ACCU1-L.

								Туріс	al Exec	ution Ti	me in μs		
Instruction	Address	Description		Length in		Δ	Direc	-				rect ssing ¹⁾	
	Identifier	•		Words ²⁾	312	, ,	k, 147, I, 154	317	319	312	31x, 147 151, 154	317	319
SP	Τf	Start timer as puls		4/6	4.4		2.3	0.91	0.20	5.4+	2.9+	0.84+	0.20+
	Timer para.	on edge change fr "0" to "1"	OHI	2	_		-	_	-	+	+	+	+
SE	Τf	Start timer as exde		4/6	2.2		1.1	0.91	0.18	2.2+	1.2+	0.84+	0.18+
	Timer para.	pulse on edge cha from "0" to "1"	ınge	2	_		_	_	-	+	+	+	+
SD	Τf	Start timer as ON		4/6	4.6		2.4	0.91	0.23	5.5+	3.0+	0.85+	0.23+
	Timer para.	delay on edge cha from "0" to "1"	inge	2	-		_	-	_	+	+	+	+
SS	Τf	Start timer as retiv		4/6	4.7		2.4	0.91	0.20	5.7+	3.0+	0.86+	0.20+
	Timer para.	ON delay on edge change from "0" to		2	_		_	_	-	+	+	+	+
Status word for	or: SP, SE,	SD, SS	BF	R CC	1	CC 0	OV		os	OR	STA	RLO	FC
Instruction de	pends on:		-	_		=	_		-	-	-	Yes	=
Instruction aff	ects:		-	_		-	_		-	0	-	_	0

Plus time required for loading the address of the instruction (see page 24)
 With direct instruction addressing/ with indirect instruction addressing

							Турі	cal Ex	ecut	ion T	i me in με	3	
				Length	D	irect Ad	dressi	ng			Indirect	Address	ing ¹⁾
Instruction	Address Identifier	Descriptio	on	in Words 2)	312	31x, 147, 151, 154	317	3	19	312	312 147 151 154	, , 317	319
SA	Τf	Start timer as off-c	,	4/6	4.9	2.5	0.97	0.	24	5.9	+ 3.2	+ 0.88	+ 0.24+
	Timer para.	changes from "1"	0	2	-	-	_	-	-	+	+	+	+
FR	Tf	Enable timer for re on edge change fi	-	4/6	2.3	1.2	0.79	0.	10	2.8	+ 1.5	+ 0.70	0.10+
	Timer para.	to "1" (reset edge memory for startir		2	_	-	-	-	-	+	+	+	+
R	T f	Reset timer		4/6	2.3	1.1	0.44	0.	12	2.8	+ 1.5	+ 0.4	0.12+
	Timer para.			2	-	1	-		-	+	+	+	+
Status word f	or: SA, FR,	R	BR	CC 1	CC 0	OV	(os	0	R	STA	RLO	FC
Instruction de	pends on:		_	_	_	_		_	-	-	-	Yes	_
Instruction aff	ects:		_	_	_	-			()	_	_	0

Plus time required for loading the address of the instruction (see page 24)
 With direct instruction addressing

Counter Instructions

The count value is in ACCU1-L or in the address transferred as parameter.

									Тур	oical Exe	cution T	ime	in μs		
				Length			Direct	t Add	ressi	ng		Inc	direct A	ddressing	1)
Instruction	Address Identifier	Description		in Words 2)	31	2	31x 147 151 154	,	317	319	31:	2	31x, 147, 151, 154	317	319
S	Cf	Presetting of coun		4/6	3.3	3	1.7		0.33	0.14	4.5	+	2.4+	0.29+	0.14+
	Counter p.	on edge change fr "0" to "1"	OIII	2	-		_		_	-	+		+	+	+
R	Cf	Reset counter to "	0"	4/6	1.3	3	0.6		0.17	0.10	2.1	+	1.1+	0.13+	0.10+
	Counter p.			2	_		_		=	-	+		+	+	+
CU	Cf	Increment counter		4/6	1.9	9	1.0		0.20	0.10	2.9	+	1.6+	0.17+	0.10+
	Counter p.	from "0" to "1"		2	-		ı		_	-	+		+	+	+
CD	Cf	Decrement counte		4/6	1.9	9	0.9		0.20	0.10	2.9	+	1.5+	0.17+	0.10+
	Counter p.	by 1 on edge char from "0" to "1"	ige	2	-				=	-	+		+	+	+
Status word for	or: S, R, Cl	J, CD	ВІ	R CC	1	C	C 0	0\	/	os	OR		STA	RLO	FC
Instruction de	pends on:		-		-		_	=		=	_		-	Yes	=
Instruction aff	ects:		_		-		-	-		-	0		_	_	0

Plus time required for loading the address of the instruction (see page 24)
 With direct instruction addressing/ with indirect instruction addressing

								Ту	/pic	al Exec	ution Tim	ne in μs		
	A .d. d			Length				Direct dressinç	9				direct essing ¹⁾	
Instruction	Address Identifier	Description		in Words 2)	31	2	31x, 147, 151, 154		7	319	312	31x, 147, 151, 154	317	319
FR	Cf	Enable counter or edge change from to "1" (reset edge	"0"	2	1.	6	8.0	0.2	0	0.10	2.6+	1.4	0.17+	0.10+
	Counter p.	memory for up ar down counting)		2	_	-	=	-		_	+	+	_	-
Status word f	or: FR		BF	٦ C	C 1	C	C 0	OV		os	OR	STA	RLO	FC
Instruction de	nstruction depends on:		_	-	_	-	_	-		_	_	_	Yes	-
Instruction aff	ects:		-	-	_		_	-		_	0	_	_	0

Plus time required for loading the address of the instruction (see page 24)
 With direct instruction addressing/ with indirect instruction addressing

Load Instructions

Loading address identifiers into ACCU1. The conts of ACCU1 and ACCU2 are saved first. The status word is not affected.

	In- struc- tion Identifier					Турі	cal Exe	cution Ti	me in μs		
ln-			Longth	D	irect Ad	dressin	g	Ind	direct Add	dressing	1)
struc-		Description	Length in Words 2)	312	31x, 147, 151, 154	317	319	312	31x, 147, 151, 154	317	319
L	IB a a PIB a PIB a PIB a PIB PIB PIB a PIB PIB PIB PIB a PIB PIB a PIB a a PIB a a PIB a a	Load Input byte Output byte Peripheral input byte for 31x for 147 for 151-7 (Bus <= 1m) for 151-7 (Bus > 1m) for 151-8 (Bus <= 1m) for 151-8 (Bus > 1m) for 154 Digital Onboard I/O ³⁾ Analog Onboard I/O ⁴⁾	1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2	0.4 0.4 70.2 - - - - - - 51.5	0.2 0.2 43.3 50.5 104.8 136.4 68.3 88.8 68.3 48.3 162.1	0.05 0.05 15.01 - - - - - - -	0.01 0.01 13.1 - - - - -	2.7+ 2.7+ 108.4+ - - - - - - - 65.2+	1.4+ 1.4+ 44.6+ 51.8+ 105.0+ 138.2+ 69.6+ 90.5+ 69.6+ 55.6+ 169.4+	0.14+ 0.14+ 15.08+ - - - - - - -	0.01+ 0.01+ 13.1+ - - - - - - -
	MB a LB a DBB a DIB a	Bit memory byte Local data byte Data byte Instance data byte into ACCU1	1/2 2 2 2	0.5 0.9 3.0 3.0	0.2 0.5 1.5 1.5	0.05 0.05 0.17 0.17	0.01 0.02 0.02 0.02	2.6+ 3.3+ 4.7+ 4.7+	1.4+ 1.7+ 2.5+ 2.5+	0.14+ 0.13+ 0.12+ 0.12+	0.01+ 0.01+ 0.01+ 0.01+

¹⁾ Plus time required for loading the address of the instruction (see page 24) 2) With direct instruction addressing/ with indirect instruction addressing

³⁾ Access to digital onboard I/O 4) Access to analog onboard I/O

						Турі	cal Exe	cution Ti	me in μs		
In- struc- tion	Address Identifier	Description	Length in Words 2)	312	irect Ad 31x, 147, 151, 154	dressin 317	g 319	312	direct Add 31x, 147, 151, 154	dressing 317	319
L	g[AR1,m] g[AR2,m] B[AR1,m] B[AR2,m] Parameter	Register-ind., area-internal (AR1) Register-ind., area-internal (AR2) Area-crossing (AR1) Area-crossing (AR2) Via parameter	2 2 2 2 2	- - - -	 	- - - -	- - - -	+ + + + + +	+ + + + + +	+ + + + + +	+ + + + +

Plus time required for loading the address of the instruction (see page 24)
 With direct instruction addressing/ with indirect instruction addressing

							Typic	al Exe	cution Ti	me in μs		
•	A .d.d.u.c			Length		Direct Add	Iressing		In	direct Add	ressing	I)
In- struc- tion	Addres Identifi	-	Description	in Words 2)	312	31x, 147, 151, 154	317	319	312	31x, 147, 151, 154	317	319
L			Load									
	IW	а	Input word	1/2	0.6	0.3	0.10	0.01	2.9+	1.6+	0.15+	0.01+
	QW	а	Output word	1/2	0.6	0.3	0.10	0.01	2.9+	1.6+	0.15+	0.01+
	PIW	а	Peripheral input word for 31x	2	76.7	47.4	20.71	16.7	131.1+	48.9+	20.75+	16.7+
	PIW	а	for 147	2	_	56.2	_	_	_	57.8+	_	_
	PIW	а	for 151-7 (Bus <= 1m)	2	_	105.8	_	_	_	108.4+	_	_
	PIW	а	for 151-7 (Bus > 1m)	2	_	141.7	_	_	_	142.5+	_	_
	PIW	а	for 151-8 (Bus <= 1m)	2	_	72.9	_	_	_	74.2+	_	_
	PIW	а	for 151-8 (Bus > 1m)	2	_	97.7	-	_	_	99.4+	_	_
	PIW	а	for 154	2	_	72.9	_	_	_	74.2+	_	_
	PIW	а	Digital Onboard I/O 3)	2	61.4	57.6	_	_	77.6+	66.3+	_	_
	PIW	а	Analog Onboard I/O 4)	2	_	170.5	_	-	-	179.2+	_	_
	MW	а	Bit memory word	1/2	0.8	0.4	0.10	0.01	3.2+	1.7+	0.15+	0.01+
	LW	а	Local data word	2	1.1	0.6	0.10	0.02	3.8+	2.0+	0.16+	0.01+
	DBW	а	Data word	1/2	3.5	1.8	0.24	0.02	5.6+	3.0+	0.16+	0.01+
	DIW	а	Instance data wordinto ACCU1	1/2	3.5	1.8	0.24	0.02	5.6+	3.0+	0.16+	0.01+
	h[AR1,m	1]	Register-ind., area-internal (AR1)	2	_	-	_	-	+	+	+	+
	h[AR2,m	1]	Register-ind., area-internal (AR2)	2	_	_	_	_	+	+	+	+
	W[AR1,r	n]	Area-crossing via (AR1)	2	_	_	_	_	+	+	+	+
	W[AR2,r	n]	Area-crossing via (AR2)	2	_	_	_	_	+	+	+	+
	Paramet	er	Via parameter	2	_	-	_	_	+	+	+	+

¹⁾ Plus time required for loading the address of the instruction (see page 24)
2) With direct instruction addressing/ with indirect instruction addressing
3) Access to digital onboard I/O
4) Access to analog onboard I/O

						Турі	cal Exe	cution Tir	ne in μs		
In-			Length .		Dir Addre	ect essing			Indi Addres		
struc- tion	Address Identifier	Description	in Words 2)	312	31x, 147, 151, 154	317	319	312x	31x, 147, 151, 154	317	319
L		Load									
	ID a	Input double word	1/2	0.8	0.4	0.20	0.02	3.1+	1.6+	0.17+	0.01+
	QD a	Output double word	1/2	0.8	0.4	0.20	0.02	3.1+	1.6+	0.17+	0.01+
	PID a	Peripheral input double word	2	95.9	60.2	27.58	24.9	150.6+	61.9+	27.65+	24.9+
	PID a	for 147	2	_	68.7	_	_	_	70.8+	_	_
	PID a	for 151-7 (Bus <= 1m)	2	_	120.2	_	_	_	21.8+	_	_
	PID a	for 151-7 (Bus > 1m)	2	_	161.0	_	_	_	163.6+	_	_
	PID a	for 151-8 (Bus <= 1m)	2	_	81.6	_	_	_	82.9+	_	_
	PID a	for 151-8 (Bus > 1m)	2	_	109.3	_	_	-	111.1+	_	_
	PID a	for 154	2	_	81.6	_	_	-	82.9+	_	_
	PID a	Analog Onboard I/O 3)	2	_	303.0	_	_	_	323.0+	_	_
	MD a	Bit memory double word	1/2	1.0	0.5	0.19	0.02	3.8+	2.0+	0.17+	0.01+
	LD a	Local data double word	2	1.5	0.7	0.19	0.02	4.4+	2.3+	0.19+	0.01+
	DBD a	Data double word	2	4.7	2.3	0.33	0.02	6.9+	3.7+	0.19+	0.01+
	DID a	Instance data double word into ACCU1	2	4.7	2.3	0.33	0.02	6.9+	3.7+	0.19+	0.01+

Plus time required for loading the address of the instruction (see page 24)
 With direct instruction addressing/ with indirect instruction addressing
 Access to analog onboard I/O

						Тур	ical Exe	cution Tin	ne in μs		
In-	Address		Length			ect essing			Indi Addres		
struc- tion	Address Identifier	Description	in Words 2)	312	31x, 147, 151, 154	317	319	312x	31x, 147, 151, 154	317	319
L	i[AR1.m]	Register-ind., area-internal (AR1)	2	_	_	_	-	+	+	+	+
	i[AR2,m]	Register-ind., area-internal (AR2)	2	_	_	_	_	+	+	+	+
	D[AR1.m]	Area-crossing via (AR1)	2	_	_	_	-	+	+	+	+
	D[AR2,m]	Area-crossing via (AR2)	2	_	_	_	-	+	+	+	+
	Parameter	Via parameter	2	_	_	_	_	+	+	+	+

Plus time required for loading the address of the instruction (see page 24)
 With direct instruction addressing/ with indirect instruction addressing

						Typical	Execut	ion Tim	ne in μs		
Instrus	Address		Length		Dire Addre					irect ssing ¹⁾	
L k	Identifier	Description	in Words	312	31x, 147, 151, 154	317	319	312	31x, 147, 151, 154	317	319
L		Load									
l	k8	8-bit constant into ACCU1-LL	1	0.4	0.2	0.05	0.01	_	_	_	_
	k16	16-bit constant into ACCU1-L	2	0.4	0.2	0.05	0.01	_	_	_	_
	k32	32-bit constant into ACCU1	3	0.5	0.3	0.05	0.01	_	_	_	_
	Parameter	Load constant into ACCU1 (addressed via parameter)	2	1	_	-	_	+	+	+	+
L	2#n	Load 16-bit binary constant into ACCU1-L	2	0.4	0.2	0.05	0.01	_	_	_	-
		Load 32-bit binary constant into ACCU1	3	0.5	0.3	0.05	0.01	_	_	_	-
L	B#8#p	Load 8-bit hexadecimal constant into ACCU1-L	1	0.4	0.2	0.05	0.01	_	_	_	_
	W#16#p	Load 16-bit hexadecimal constant into ACCU1-L	2	0.4	0.2	0.05	0.01	_	_	_	-
	DW#16#p	Load 32-bit hexadecimal constant into ACCU1-L	3	0.5	0.3	0.05	0.01	_	_	_	-

¹⁾ Plus time required for loading the address of the instruction (see page 24)

				Ty	pical Execu	tion Time in	μ s
Instruc- tion	Address Identifier	Description	Length in Words	312	31x, 147, 151, 154	317	319
L	'x'	Load 1 characters		0.4	0.2	0.05	0.01
L	'xx'	Load 2 characters	2	0.4	0.2	0.05	0.01
L	'xxx'	Load 3 characters		0.5	0.3	0.08	0.01
L	'xxxx'	Load 4 characters	3	0.5	0.3	0.08	0.01
L	D# date	Load IEC date (BCD)	3	0.5	0.3	0.08	0.01
L	S5T# time value	Load S5 time constant (16 bits)	2	0.5	0.3	0.05	0.01
L	TOD# time value	Load 32-bit time constant IEC – daytime	3	0.5	0.3	0.08	0.01
L	T# time value	Load 16-bit timer constant	2	0.4	0.2	0.05	0.01
		Load 32-bit timer constant	3	0.5	0.3	0.08	0.01
L	C# count value	Load 16-bit counter constant	2	0.4	0.2	0.05	0.01
L	P# bit pointer	Load bit pointer	3	0.5	0.3	0.08	0.01
L	L# integer	Load 32 bit integer constant	3	0.5	0.3	0.08	0.01
L	Real number	Load real number	3	0.5	0.3	0.08	0.01

Load Instructions for Timers and Counters

Loading a time value or count value into ACCU1. The contents of ACCU1 are first saved to ACCU2. The bits of the status word are not affected.

						Typica	al Exec	ution Ti	me in μs		
Instruc-	Operand	Description	Lengt h in		Direc Address	_			Indire Address		
tion			Words 2)	312	31x, 147, 151, 154	317	319	312	31x, 147, 151, 154	317	319
L	Τf	Load time value	1/2	1.7	0.8	0.43	0.19	2.0+	1.1+	0.39+	0.19+
	Timer para.	Load time value (adressed via parameter)	2	_	_	_	_	+	+	+	+
L	Cf	Load count value	1/2	1.4	0.7	0.14	0.08	2.3+	1.2+	0.11+	0.08+
	Counter para.	Load count value (adressed via parameter)	2	_	_	_	_	+	+	+	+
LD	Tf	Load time value in BCD	1/2	4.2	2.2	0.87	0.30	5.0+	2.5+	0.84+	0.30+
	Timer para.	Load time value in BCD (adressed via parameter)	2	_	_	_	_	+	+	+	+
LD	Cf	Load count value in BCD	1/2	4.4	2.2	0.56	0.19	5.4+	2.9+	0.53+	0.19+
	Counter para.	Load count value (adressed via parameter)	2	_	_	_	_	+	+	+	+

Plus time required for loading the address of the instruction (see page 24)
 With direct instruction addressing/ with indirect instruction addressing

Transfer Instructions

Transferring the contents of ACCU1 to the addressed Inrand. The status word is not affected. Remember that some transfer instructions depend on the MCR.

							Туріс	al Exe	cution Tir	ne in μs		
In- struc-	Addres	-	Description	Length		Dire Addres				Indire Address		
tion	identific	er	-	Words 2)	312	31x,147, 151,154	317	319	312	31x,147, 151,154	317	319
Т			Transfer contents of									
			ACCU1-LL to									
	IB	а	input byte	1/2	0.2	0.1	0.06	0.01	2.4+	1.3+	0.13+	0.01+
			(MCR-dependent)		1.1	0.5	0.12	0.05	2.7+	1.5+	0.15+	0.05 +
	QB	а	output byte	1/2	0.2	0.1	0.06	0.01	2.4+	1.3+	0.12+	0.01+
			(MCR-dependent)		1.1	0.5	0.12	0.05	2.7+	1.5+	0.15+	0.05+
	PQB	а	peripheral output byte for 31x	1/2	58.7	35.9	13.10	10.3	104.8+	37.5+	13.11+	10.3+
			(MCR-dependent)		58.8	36.1	13.53	10.3	105.2+	37.8+	13.51+	10.3+
	PQB	а	for 147	1/2	_	45.1	_	_	_	46.6+	_	_
			for 147 (MCR-dependent)		_	45.3	-	_	_	46.8+	_	-

Plus time required for loading the address of the instruction (see page 24)
 With direct instruction addressing/ with indirect instruction addressing

							Туріс	al Exe	cution Ti	me in μs		
In- struc-	Addres	-	Description	Length		Dire Addres				Indire Address		
tion	Identific	er		Words 2)	312	31x,147, 151,154	317	319	312	31x,147, 151,154	317	319
T	PQB	а	for 151-7 (Bus <= 1m)	1/2	_	93.1	_	_	=	94.9+	_	_
			for 151-7 (MCR-dependent)		_	93.6	_	_	-	95.4+	-	_
	PQB	а	for 151-7 (Bus > 1m)	1/2	_	118.9	_	_	_	121.2+	_	_
			for 151-7 (MCR-dependent)		_	119.2	_	_	_	121.4+	_	_
	PQB	а	for 151-8 (Bus <= 1m)	1/2	_	63.7	_	_	_	65.0+	_	_
			for 151-8 (MCR-dependent)		_	64.6	_	_	_	65.9+	_	_
	PQB	а	for 151-8 (Bus > 1m)	1/2	_	81.4	_	-	-	83.0+	_	_
			for 151-8 (MCR-dependent)		_	82.3	_	_	_	83.9+	_	_
	PQB	а	for 154	1/2	_	63.7	_	_	-	65.0+	_	_
			for 154 (MCR-dependent)		_	64.6	_	_	_	65.9+	_	_
Т	PQB	а	Digital Onboard I/O 3)	1/2	57.3	53.9	_	-	70.6+	61.0+	=	_
			(MCR-dependent)		58.2	54.4	_	_	71.2+	61.3+	_	_
	PQB	а	Analog Onboard I/O 4)	1/2	_	49.2	_	_	=	56.3+	_	_
			(MCR-dependent)		_	49.7	1	_	_	56.8+	_	_

Plus time required for loading the address of the instruction (see page 24)
 With direct instruction addressing/ with indirect instruction addressing
 Access to digital onboard I/O
 Access to analog onboard I/O

							Typica	l Execut	ion Time	e in μs		
In-	Adduses			Length in		Direct Ad	dressing	9	Ind	lirect Ad	Idressinç	j ¹⁾
struc- tion	Address Identifier		Description	Words 2)	312	31x, 147, 151, 154	317	319	312	31x, 147, 151, 154	317	319
Т	МВ	а	bit memory byte	1/2	0.2	0.1	0.06	0.01	2.4+	1.3+	0.13+	0.01+
			(MCR-dependent)		1.2	0.6	0.12	0.05	2.7+	1.5+	0.15+	0.05+
	LB	а	local data byte	2	0.4	0.2	0.06	0.02	3.3+	1.7+	0.11+	0.01+
			(MCR-dependent)		1.5	8.0	0.14	0.05	2.9+	1.5+	0.16+	0.05+
	DBB	а	data byte	2	2.7	1.3	0.24	0.02	4.1+	2.2+	0.13+	0.01+
			(MCR-dependent)		2.7	1.3	0.16	0.05	4.5+	2.4+	0.16+	0.05+
	DIB	а	instance data byte	2	2.4	1.3	0.24	0.02	4.1+	2.2+	0.14+	0.01+
			(MCR-dependent)		2.7	1.3	0.16	0.05	4.5+	2.4+	0.16+	0.05+
Т	g[AR1,m]		Register-ind., area-internal (AR1)	2	-	_	-	_	+	+	+	+
	g[AR2,m]		Register-ind., area-internal (AR2)	2	-	_	_	_	+	+	+	+
	B[AR1,m]		Area-crossing (AR1)	2	_	_	_	_	+	+	+	+
	B[AR2,m]		Area-crossing (AR2)	2	_	_	_	_	+	+	+	+
	Parameter	-	Via parameter	2	_	_	_	_	+	+	+	+

Plus time required for loading the address of the instruction (see page 24)
 With direct instruction addressing/ with indirect instruction addressing

						Турі	cal Exe	cution Ti	ne in μs		
_			Length	[Direct Ad	ldressin	g	In	direct Add	ressing '	1)
In- struc- tion	Address Identifier	Description	in Words 2)	312	31x, 147, 151, 154	317	319	312	31x, 147, 151, 154	317	319
Т		Transfer contents of ACCU1-L to									
		input word	1/2	0.4	0.2	0.13	0.01	2.6+	1.4+	0.14+	0.01+
	IW	(MCR-dependent)		1.1	0.6	0.13	0.05	2.9+	1.5+	0.16+	0.05+
		output word	1/2	0.4	0.2	0.13	0.01	2.6+	1.4+	0.14+	0.01+
	QW	(MCR-dependent)	,	1.1	0.6	0.13	0.05	2.9+	1.5+	0.16+	0.05+
		peripheral output word									
	PQW	(MCR-dependent)	1/2	64.4	40.4	15.04	11.6	121.6+	41.8+	14.99+	11.6+
		for 147	,	64.6	40.6	15.32	11.6	120.5+	42.1+	15.43+	11.6+
	PQW	for 147 (MCR-dependent)	1/2	_	52.8	_	_	_	53.9+	_	_
		, , ,		_	53.1	_	_	_	54.1+	_	_

Plus time required for loading the address of the instruction (see page 24)
 With direct instruction addressing/ with indirect instruction addressing

						Турі	cal Exe	cution Ti	me in μs		
			Length	[Direct Ad	dressin	g	In	direct Add	ressing 1	1)
In- struc- tion	Address Identifier	Description	in Words 2)	312	31x, 147, 151, 154	317	319	312	31x, 147, 151, 154	317	319
T	PQW	for 151-7 (Bus <= 1m)	1/2	-	98.9	_	_	_	100.3+	_	_
		for 151-7 (MCR-dependent)		_	99.0	_	_	_	100.6+	_	_
	PQW	for 151-7 (Bus > 1m)	1/2	_	126.9	_	_	_	128.1+	_	_
		for 151-7 (MCR-dependent)		_	126.4	_	_	_	128.4+	_	_
	PQW	for 151-8 (Bus <= 1m)	1/2	_	67.8	_	_	_	69.1+	_	_
		for 151-8 (MCR-dependent)		_	69.6	_	_	_	70.9+	_	_
	PQW	for 151-8 (Bus > 1m)	1/2	_	86.6	_	_	_	88.3+	_	_
		for 151-8 (MCR-dependent)		_	87.5	_	_	_	89.2+	_	_
	PQW	for 154	1/2	_	67.8	_	_	_	69.1+	_	_
		for 154 (MCR-dependent)		_	69.6	_	_	_	70.9+	_	_
		Digital Onboard I/O 3)	1/2	70.5	66.1	_	_	85.8+	74.2+	_	_
		(MCR-dependent)		71.1	66.4	_	_	86.4+	74.8+	_	_
		Analog Onboard I/O 4)	1/2	_	66.1	_	_	_	74.2+	_	_
		(MCR-dependent)		_	66.4	_	_	_	74.8+	_	_

Plus time required for loading the address of the instruction (see page 24)
 With direct instruction addressing/ with indirect instruction addressing
 Access to digital onboard I/O
 Access to analog onboard I/O

						Турі	cal Exec	ution Tir	ne in μs		
			Length	0	irect Ad	dressin	g	In	direct Ad	dressing	1)
In- struc- tion	Address Identifier	Description	in Words 2)	312	31x, 147, 151, 154	317	319	312	31x, 147, 151, 154	317	319
Т	MW	bit memory word	1/2	0.4	0.2	0.18	0.01	3.2+	1.7+	0.16+	0.01+
		(MCR-dependent)		1.5	0.7	0.15	0.05	3.5+	1.9+	0.18+	0.05+
	LW	local data word	2	0.5	0.2	0.12	0.02	3.8+	2.0+	0.15+	0.01+
		(MCR-dependent)		1.6	8.0	0.15	0.05	3.3+	1.8+	0.22+	0.05+
	DBW	data word	2	3.2	1.6	0.30	0.02	4.8+	2.6+	0.17+	0.01+
		(MCR-dependent)		3.2	1.6	0.16	0.05	5.2+	2.8+	0.19+	0.05+
	DIW	Instanz-data word	2	3.2	1.5	0.30	0.02	4.8+	2.6+	0.17+	0.01+
		(MCR-dependent)		3.2	1.6	0.15	0.05	5.2+	2.8+	0.19+	0.05+
Т	h[AR1,m]	Register-ind., area-internal(AR1)	2	-	=	_	_	+	+	+	+
	h[AR2,m]	Register-ind., area-internal(AR2)	2	_	_	_	_	+	+	+	+
	W[AR1,m]	Area-crossing (AR1)	2	_	_	_	_	+	+	+	+
	W[AR2,m]	Area-crossing (AR2)	2	_	_	_	_	+	+	+	+
	Parameter	Via parameter	2	_	_	_	_	+	+	+	+

Plus time required for loading the address of the instruction (see page 24)
 With direct instruction addressing/ with indirect instruction addressing

						Typi	cal Exe	cution Tir	ne in μs		
_			Length		irect Ad	dressin	g	In	direct Ad	dressing	1)
In- struc- tion	Address Identifier	Description	in Words 2)	312	31x, 147, 151, 154	317	319	312	31x, 147, 151, 154	317	319
Т		Transfer contents of ACCU1 to									
	ID	input double word	1/2	0.6	0.3	0.22	0.01	2.8+	1.5+	0.16+	0.01+
		(MCR-dependent)		1.4	0.7	0.16	0.05	3.2+	1.7+	0.18+	0.05+
	QD	output double word	1/2	0.6	0.3	0.22	0.01	2.8+	1.5+	0.16+	0.01+
		(MCR-dependent)		1.4	0.7	0.16	0.05	3.2+	1.7+	0.18+	0.05+
	PQD	peripheral output double word	1/2	73.1	45.4	18.43	15.1	130.1+	46.8+	18.44+	15.1+
		(MCR-dependent)		73.4	45.5	18.87	15.1	128.0+	47.0+	19.07+	15.1+
	PQD	for 147	1/2	_	63.7	_	_	-	65.0+	_	_
		for 147 (MCR–dependent)		_	63.7	_	_	_	65.3+	_	_
	PQD	for 151-7 (Bus <= 1m)	1/2	_	111.7	_	_	_	113.5+	_	_
		for 151-7 (MCR-dependent)		_	111.8	_	_	_	113.8+	_	_
	PQD	for 151-7 (Bus > 1m)	1/2	_	148.9	_	_	_	150.7+	-	_
		for 151-7 (MCR–dependent)		_	149.4	_	_	_	151.1+	_	_
	PQD	for 151-8 (Bus <= 1m)	1/2	_	76.1	_	_	_	77.4+	_	_
		for 151-8 (MCR-dependent)		_	86.4	_	_	_	87.7+	_	_
	PQD	for 151-8 (Bus > 1m)	1/2	_	101.5	_	_	_	103.2+	_	_
		for 151-8 (MCR–dependent)		_	115.2	_	_	-	116.9+	_	_
	PQD	for 154	1/2	_	76.1	_	_	-	77.4+	_	_
		for 154 (MCR-dependent)		_	86.4	_	_	_	87.7+	-	_
	PQD	Analog Onboard I/O 3)	1/2	_	91.3	_	_	_	100.4+	-	_
ĺ		(MCR-dependend)		_	91.9	_	_	_	101.3+	_	_

Plus time required for loading the address of the instruction (see page 24)
 With direct instruction addressing/ with indirect instruction addressing
 Access to digital onboard I/O

						Typica	al Execut	ion Time	in μs		
	0 d d 		Length		Dir Addre					irect ssing ¹⁾	
Instruction	Address Identifier	Description	in Words 2)	312	31x, 147, 151, 154	317	319	312	31x, 147, 151, 154	317	319
Т	MD	bit memory double word	1/2	0.6	0.3	0.27	0.01	3.8+	2.0+	0.19+	0.01+
		(MCR-dependent)		1.7	0.8	0.18	0.05	4.2+	2.3+	0.22+	0.05+
	LD	local data double word	2	0.9	0.4	0.22	0.02	4.4+	2.4+	0.18+	0.02+
		(MCR-dependent)		2.0	1.0	0.18	0.05	4.0+	2.1+	0.25+	0.05+
	DBD	Data double word	2	4.5	2.2	0.19	0.02	5.7+	3.0+	0.20+	0.02+
		(MCR-dependend)		4.4	2.2	0.21	0.05	6.1+	3.3+	0.23+	0.05+
	DID	Instanz data double word	2	4.5	2.2	0.18	0.02	5.7+	3.0+	0.19+	0.02+
		(MCR-dependend)		4.4	2.2	0.20	0.05	6.1+	3.3+	0.22+	0.05+
Т	i[AR1,m]	Register-ind., area-inter- nal (AR1)	2	1	_	_	1	+	+	+	+
	i[AR2,m]	Register-ind., area -in- ternal (AR2)	2	_	_	_	_	+	+	+	+
	D[AR1,m]	Area-crossing (AR1)	2	_	_	_	_	+	+	+	+
	D[AR2,m]	Area-crossing (AR2)	2	_	_	_	_	+	+	+	+
	Parameter	Via parameter	2	-	_	_	-	+	+	+	+

Plus time required for loading the address of the instruction (see page 24)
 With direct instruction addressing

Load and Transfer Instructions for Address Registers

Loading a double word from a memory area or register into AR1 or AR2.

				Ту	pical Execut	ion Time in	μ s
Instruction	Address Identifier	Description	Length in Words	312	31x, 147, 151, 154	317	319
LAR1		Load contents from					
	_	ACCU1	1	0.2	0.1	0.03	0.02
	AR2	Address register 2	1	0.2	0.1	0.03	0.04
	DBD a	Data double word	2	4.6	2.3	0.20	0.06
	DID a	Instance data double word	2	4.6	2.3	0.20	0.06
	m	32-bit constant as pointer	3	0.3	0.2	0.05	0.03
	LD a	Local data double word	2	1.5	0.7	0.20	0.06
	MD a	Bit memory double word into AR1	2	1.0	0.5	0.20	0.06
LAR2		Load contents from					
	_	ACCU1	1	0.2	0.1	0.03	0.02
	DBD a	Data double word	2	4.6	2.3	0.20	0.06
	DID a	Instance data double word	2	4.6	2.3	0.20	0.06
	m	32-bit constant as pointer	3	0.3	0.2	0.05	0.03
	LD a	the state of the s	2	1.5	0.7	0.20	0.06
	MD a	Bit memory double word into AR2	2 2	1.0	0.5	0.20	0.06

					Ty	pical Execut	tion Time in	μ s
Instruction	Address Identifie	_	Description	Length in Words	312	31x, 147, 151, 154	317	319
TAR1			Transfer contents of AR1 to					
	_		ACCU1	1	0.3	0.2	0.04	0.04
	AR2		Address register 2	1	0.2	0.1	0.03	0.04
	DBD	а	Data double word	2	4.4	2.2	0.20	0.06
	DID	а	Instance data double word	2	4.4	2.2	0.20	0.06
	m		32-bit constant as pointer	2	0.9	0.4	0.22	0.06
	LD	а	Local data double word	2	0.6	0.3	0.22	0.06
	MD	а	Bit memory double word					
TAR2			Transfer contents of AR2 to					
	_		ACCU1	1	0.3	0.2	0.04	0.04
	DBD	а	Data double word	2	0.2	0.1	0.20	0.06
	DID	а	Instance data double word	2	4.4	2.2	0.20	0.06
	LD	а	Local data double word	2	4.4	2.2	0.20	0.06
	MD	а	Bit memory double word	2	0.9	0.4	0.20	0.06
TAR	_		Exchange the contents of AR1 and AR2	1	0.6	0.3	0.06	0.02

Load and Transfer Instructions for the Status Word

	A -l -l						Typic	al Executi	on Time ii	nμs	
Instruction	Address Identifier	Description	on	Lengt Word		312		x, 147, 51, 154	317		319
L	STW	Load status word ACCU1	¹⁾ into			1.1		0.6	0.09		0.03
Status word f	or: LSTW		BR	CC 1	CC 0	OV	os	OR	STA	RLO	FC
Instruction de	pends on:		Yes	Yes	Yes	Yes	Yes	0	0	Yes	0
Instruction aff	ects:		-	-	-	_	_	-	-	-	-
Т	STW	Transfer ACCU1 (bits 0 to 8) to the word 1)	status			1.1		0.6	0.23		0.02
Status word f	or: T STW		BR	CC 1	CC 0	OV	os	OR	STA	RLO	FC
Instruction de	nstruction depends on:		-	-	-	_	_	-	-	-	-
Instruction aff	nstruction affects:		Yes	Yes	Yes	Yes	Yes	_	_	Yes	_

For the structure of the status word see page 17

Load Instructions for DB Number and DB Length

Loading the number/length of a data block into ACCU1. The old contents of ACCU1 are saved to ACCU2. The condition code bits are not affected.

	Adduses		Length	7	Typical Execution	n Time in μs	
Instruction	Address Identifier	Description	in Words	312	31x, 147, 151, 154	317	319
L	DBNO	Load number of data block	1	2.4	1.3	0.18	0.03
L	DINO	Load number of instance data block	1	2.4	1.3	0.18	0.03
L	DBLG	Load length of data block into byte	1	0.5	0.3	0.04	0.03
L	DILG	Load length of instance data block into byte	1	0.5	0.3	0.04	0.03

Integer Math (16 Bits)

Math instructions on two 16-bit words. The result is in ACCU1 and ACCU1-L, resp.

	Address					Length	7	ypical Exe	cution Ti	me in μs	;
Instruction	Identifier	C	Descriptio	on		in Words	312	31x, 147, 151, 154	3-	17	319
+1	_	Add 2 integers ((ACCU1-L)=(AC		(ACCU2-L	-)	1	1.3	0.6	0.	20	0.02
-I	_	Subtract 1 integ (ACCU1-L)=(AC		`	,	1	1.5	0.7	0.	17	0.02
*	_	Multiply 1 intege (ACCU1)=(ACC			s)	1	2.2	1.1	0.	22	0.02
/I	_	Divide 1 integer (ACCU1-L)= (ACCU1-L)= (ACCU	CĆU2-L):(AČCU1-Ĺ)		1	2.6	1.3	0.	35	0.06
Status word for	: +I, -I,*I, /I		BR	CC 1	CC 0	OV	os	OR	STA	RLO	FC
Instruction dep	ends on:		_	_	_	_	_	-	-	_	
Instruction affe	cts:		_	Yes	Yes	Yes	Yes	_	-	_	_

Integer Math (32 Bits)

Math instructions on two 32-bit words. The result is in ACCU1.

	Adduses					Length		Typical	Execut	ion	Time in	us
Instruction	Address Identifier		Descrip	tion		in Words	312		, 147, , 154		317	319
+D	_	Add 2 integers ((ACCU1)=(ACC		CCU1)		1	1.6	(0.8	(0.16	0.01
–D	_	Subtract 1 integ (ACCU1)=(ACC		`	oits)	1	2.2		1.1	(0.18	0.01
*D	_	Multiply 1 intege (ACCU1)=(ACC			s)	1	7.1	;	3.5	(0.17	0.01
/D	_	Divide 1 integer (ACCU1)=(ACC	•	,		1	5.7	2	2.8	(0.43	0.06
MOD	_	Divide 1 integer the remainder in (ACCU1)=rema	to ACCU	1: ` ′		1	3.8		1.9	(0.15	0.06
Status word for	∵ +D, –D,∗D	, /D, MOD	BR	CC 1	CC 0	OV	os	OR	STA	4	RLO	FC
Instruction dep	ends on:		=	_	-	=	-	-	_		-	_
Instruction affe	cts:		_	Yes	Yes	Yes	Yes	-	_		-	_

Floating-Point Math (32 Bits)

The result of the math instruction is in ACCU1. The execution time of the instruction depends on the value to be calculated.

	Address					Length		Typical E	xecutio	n Time in	μ s
Instruction	Identifier		Descrip	tion		in Words	312	31x, 151,	147, 154	317	319
+R	_	Add 2 real numb (ACCU1)=(ACC				1	5.5	2	.7	0.98	0.04
–R	_	Subtract 1 real r (ACCU1)=(ACC			r (32 bits)	1	5.5	2	.7	0.98	0.04
*R	_	Multiply 1 real no (ACCU1)=(ACC	,	`	2 bits)	1	6.4	3	.2	0.55	0.04
/R	_	Divide 1 real nui (ACCU1)=(ACC			bits)	1	6.1	3	.0	1.46	0.06
Status word for	∵ +R, –R, ∗F	R, /R	BR CC1 CC0			OV	os	OR	STA	RLO	FC
Instruction dep	ends on:					-	-	_	_	_	_
Instruction affe	cts:		- Yes Yes			Yes	Yes	-	_	_	_

	Address							Typical E	xecution	on Time in	μ s
Instruction	Identifier	De	scription			ngth in Vords	312	31x, 151,	-	317	319
NEGR	_	Negate the real	number in	ACCU1		1	0.8	0.	4	0.03	0.01
ABS	_	Form the absolu		f the real		1	0.8	0.	4	0.03	0.01
Status word for	: NEGR, A	38	BR	CC 1	CC 0	OV	os	OR	STA	RLO	FC
Instruction depo	struction depends on:			_	_	_	_	_	_	_	_
Instruction affe	struction affects:			_	_	-	-	_	_	_	-

Square Root and Square Instructions (32 Bits)

The result of the instruction is in ACCU1. The instructions can be interrupted.

	A -1 -1							Typical E	xecutio	n Time in	ıs
Instruction	Address Identifier	De	Description			ngth in Vords	312	31x, 151,	-	317	319
SQRT	_	Calculate the so					643	32	2	30.03	0.64
SQR	_	Form the square	the square of a real number in			1	177	89)	5.02	0.04
Status word for	r: SQRT, SC	ıR	BR	CC 1	CC 0	OV	os	OR	STA	RLO	FC
Instruction dep	ends on:					_	_	_	=	_	_
Instruction affe	struction affects: - Yes			Yes	Yes	Yes	_	=	_	_	

Logarithmic Function (32 Bits)

The result of the logarithmic function is in ACCU1. The instructions can be interrupted.

	Adduses						1	Typical Exe	cution Ti	me in μs	i
Instruction	Address Identifier	Desc	ription		Length Word		312	31x, 147, 151, 154	31	7	319
LN	_	Form the natura real number in A		of a	1		455	227	14.	97	0.69
EXP	_	Calculate the ex a real number in base e (= 2.718	ACCU1 t		1		898	449	33.	71	0.67
Status word for	: LN, EXP		BR	CC 1	CC 0	OV	os	OR	STA	RLO	FC
Instruction dep	ends on:		=	-	=	=	_	_	=	-	=
Instruction affe	cts:		_	Yes	Yes	Yes	Yes	_	-	_	_

Trigonometrical Functions (32 Bits)

The result of the instruction is in ACCU1. The instructions can be interrupted.

								Typical Ex	ecution 1	Time in μ	s
Instruction	Address Identifier		Descriptio	on		Length in Words	312	31x, 14 151, 15	· •	317	319
SIN 1)	_	Calculate the s	ne of a rea	ıl number		1	545	272	2	1.52	0.48
ASIN 2)	-	Calculate the a	lculate the arcsine of a real number lculate the cosine of a real number lculate the arccosine of a real number lculate the tangent of a real number			1	1584	792	6	1.07	0.73
COS 1)	-	Calculate the c	alculate the arccosine of a real number alculate the tangent of a real number alculate the arctangent of a real num				606	303	23	3.54	0.50
ACOS ²⁾	-	Calculate the a				1	1762	881	6	7.47	0.73
TAN 1)	-	Calculate the ta	Calculate the arccosine of a real number Calculate the tangent of a real number			1	549	274	2	1.39	0.62
ATAN ²⁾	-	Calculate the a	rctangent o	of a real nu	mber	1	595	297	22	2.09	0.54
Status word for COS, ACOS, T	s word for: SIN, ASIN, BIE BR CC 1 , ACOS, TAN, ATAN					OV	OS	OR	STA	RLO	FC
Instruction dep	Instruction depends on: –				_	_	_	_	_	_	_
Instruction affe	estruction affects:			Yes	Yes	Yes	Yes	_	-	-	_

Specify the angle in radians; the angle must be given as a floating point value in ACCU 1.
 The result is an angle in radians.

Adding Constants

Adding integer constants and storing the result in ACCU1. The condition code bits are not affected.

	Adduses			7	ypical Execution	on Time in με	5
Instruction	Address Identifier	Description	Length in Words	312	31x, 147, 151, 154	317	319
+	i8	Add an 8-bit integer constant	1	0.2	0.1	0.08	0.01
+	i16	Add a 16-bit integer constant	2	0.2	0.1	0.08	0.01
+	i32	Add a 32-bit integer constant	3	0.3	0.2	0.08	0.01

Adding Using Address Registers

Adding a 16-bit integer to the contents of the address register. The value is in the instruction or in ACCU1-L. The condition code bits are not affected.

	Adduses		Length		Typical Executi	on Time in	μ s
Instruction	Address Identifier	Description	in Words	312	31x, 147, 151, 154	317	319
+AR1	_	Add the contents of ACCU1-L to those of AR1	1	0.2	0.1	0.1	0.02
+AR1	m	Add a pointer constant to the contents of AR1	2	0.4	0.2	0.1	0.02
+AR2	=	Add the contents of ACCU1-L to those of AR2	1	0.2	0.1	0.1	0.02
+AR2	m	Add pointer constant to the contents of AR2	2	0.4	0.2	0.1	0.02

Comparison Instructions with Integers (16 Bits)

Comparing the 16-bit integers in ACCU1-L and ACCU2-L. RLO = 1 if the condition is satisfied.

	Adduses				1 au auth in			Typical Exec	ution Tim	e in μs	
Identier	Address Instruction	Descri	ption		Length in Words	31	2	31x, 147, 151, 154	31	17	319
==I	_	ACCU2-L=ACC	U1-L		1	1.	4	0.7	0.	14	0.03
<>l	– ACCU2-L≠– ACCU2-L		CU1-L		1	1.	6	0.8	0.	14	0.03
<	7,0002 2,7		U1-L		1	1.	6	0.7	0.	14	0.03
<=l	=I – ACCU2-L<=A		CU1-L		1	1.	4	0.7	0.	14	0.03
>l	=	ACCU2-L>ACC	CU2-L>ACCU1-L		1	1.	3	0.7	0.	14	0.03
>=l	_	ACCU2-L>=AC	CU1-L		1	1.	4	0.7	0.	14	0.03
Status word for	status word for: ==I, <>I, <i, <="I,">I, >=I</i,>		BR	CC 1	CC 0	OV	os	OR	STA	RLO	FC
Instruction dep	nstruction depends on:		_	_	_	_	_	_	_	_	_
Instruction affe	struction affects:		_	Yes	Yes	0	_	0	Yes	Yes	1

Comparison Instructions with Integers (32 Bits)

Comparing the 32-bit integers in ACCU1 and ACCU2. RLO = 1 if the condition is satisfied.

	A -1 -1						Турі	cal Execu	ition Time	in μs	
Instruction	Address Identifier	Description	1		gth in ords	312		x, 147, 51, 154	31	7	319
==D	_	ACCU2=ACCU1			1	1.4		0.7	0.1	0	0.03
<>D	_	ACCU2≠ACCU1			1	1.4		0.7	0.1	0	0.03
<d< td=""><td>_</td><td>ACCU2<accu1< td=""><td></td><td></td><td>1</td><td>1.4</td><td></td><td>0.7</td><td>0.1</td><td>0</td><td>0.03</td></accu1<></td></d<>	_	ACCU2 <accu1< td=""><td></td><td></td><td>1</td><td>1.4</td><td></td><td>0.7</td><td>0.1</td><td>0</td><td>0.03</td></accu1<>			1	1.4		0.7	0.1	0	0.03
<=D	_	ACCU2<=ACCU1			1	1.4		0.7	0.1	0	0.03
>D	_	ACCU2>ACCU1			1	1.3		0.7	0.1	0	0.03
>=D	-	ACCU2>=ACCU1			1	1.3		0.7	0.1	0	0.03
Status word for	Status word for: $==D, <>D, D, >=D$		BR	CC 1	CC 0	OV	OS	OR	STA	RLO	FC
Instruction dep	ends on:		_	_	_	_	_	_	_	_	_
Instruction affe	nstruction affects:		_	Yes	Yes	0	_	0	Yes	Yes	1

Comparison Instructions with Real Numbers (32 Bits)

Comparing the 32-bit real numbers in ACCU1 and ACCU2. RLO = 1 if the condition is satisfied. The execution time of the instruction depends on the value to be compared.

	Address				Longeth	<u>. </u>		Typical E	xecution 1	īme in μs	}
Instruction	Identifier	Description	on		Length Words		312	31x, 14 151, 15		17	319
== R	-	ACCU2=ACCU1			1		6.3	3.1	0	.50	0.06
<> R	7,66627,7,666				1		6.3	3.1	0	.47	0.06
< R					1		6.4	3.2	0	.47	0.06
< = R					1		6.3	3.1	0	.47	0.06
> R	_	ACCU2>ACCU1			1		6.3	3.1	0	.49	0.06
> = R	=	ACCU2>=ACCU1			1		6.4	3.2	0	.48	0.06
Status word for	Status word for: $==R, <>R, R, >=F$		BR	CC 1	CC 0	0/	/ 08	OR	STA	RLO	FC
Instruction dep	ends on:		_	-	_	-	-	_	_	_	_
Instruction affe	cts:		_	Yes	Yes	Ye	s Yes	0	Yes	Yes	1

Shift Instructions

Shifting the contents of ACCU1 and ACCU1-L to the left or right by the specified number of places. If no address identifier is specified, shift the number of places into ACCU2-LL. Any positions that become free are padded with zeros or the sign. The last bit shifted is in condition code bit CC 1.

	Address	_			Length		Туріс	cal Execut	ion Tir	ne in μs	
Instruction	Identifier	Desc	ription		in Words	312	31x,	147, 151, 1	154	317	319
SLW	_	Shift the contents			1	1.9		1.0		0.19	0.03
	0 15	the left. Positions are provided with		me tree		0.6		0.3		0.19	0.03
SLD	_	Shift the contents			1	2.5		1.2		0.22	0.03
	0 32 provided with z			nee are		2.5		1.3		0.26	0.03
SRW	Shift the content the right. Position				1	1.9		0.9		0.23	0.03
	0 15	free are provided				0.6		0.3		0.33	0.03
SRD	_	Shift the contents right. Positions the			1	2.5		1.2		0.24	0.03
	0 32	are provided with		i ii e e		2.5		1.3		0.28	0.03
Status word f	or: SLW, S	SLD, SRW, SRD	BR	CC 1	CC 0	OV	os	OR	STA	RLC	FC
Instruction de	pends on:		_	-	_	_	_	_	-	_	_
Instruction aff	ects:		-	Yes	Yes	Yes	_	_	-	_	

	A -1 -1							Турі	ical Exec	ution Tim	e in μs	
Instruction	Address Identifier	Descri	iption		Length in Words	31	2		lx, 147, 51, 154	31	7	319
SSI	Shift the cont with sign to the sign		right. Posi	tions	1	1.	8		0.9	0.2	2	0.03
	0 15 that become f vided with the					0.	6		0.3	0.3	3	0.03
SSD	_	Shift the conten		J1	1	2.	5		1.2	0.2	4	0.03
	0 32	with sign to the	right			2.	5		1.3	0.2	8	0.03
Status word for	tatus word for: SSI, SSD		BR	CC 1	CC 0	OV	0	S	OR	STA	RLC) FC
Instruction dep	ends on:		_	-	_	_	-	-	-	_	-	-
Instruction affe	cts:		_	Yes	Yes	Yes	-	-	_	_	-	_

Rotate Instructions

Rotate the contents of ACCU1 to the left or right by the specified number of places. If no address identifier is specified, rotate the number of places into ACCU2-LL.

	Adduses						7	ypical Ex	ecution	Time in μ	s
Instruction	Address Identifier	D	escriptio	n		Length in Words	312	31x, 151,	,	317	319
RLD	_	Rotate the conte	ents of ACC	CU1 to the	left	1	2.2	1.	1	0.18	0.03
	0 32	-					3.2	1.	6	0.24	0.03
RRD	=	Rotate the conte	nts of AC	CU1 to the	right	1	2.2	1.	1	0.23	0.03
	0 32 atus word for: RLD, RRD						2.4	1.	2	0.28	0.03
Status word for	·		BR	CC 1	CC 0	OV	os	OR	STA	RLO	FC
Instruction dep	nstruction depends on:		_	_	_	_	_	_	_	_	_
Instruction affe	cts:		- Yes Yes			Yes	_	_	_	_	_
RLDA	_	Rotate the conte position to the le		CU1 one b	it	1	1.7	0.	8	0.14	0.02
RRDA	RRDA – Rotate the corposition to the			CU1 one b	it	1	1.7	0.	8	0.14	0.02
Status word for	: RLDA, F	RRDA	BR	CC 1	CC 0	OV	os	OR	STA	RLO	FC
Instruction dep	struction depends on:		_	_	_	_	_	_	_	-	_
Instruction affe	truction affects:			Yes	0	0	_	-	_	-	_

Accumulator Transfer Instructions, Incrementing and Decrementing

The status word is not affected.

			Length		Typical Executi	ion Time in μ	ıs
Instruc- tion	Address Identifier	Description	in Words	312	31x, 147, 151, 154	317	319
CAW	_	Reverse the order of the bytes in ACCU1-L. LL, LH becomes LH, LL.	1	0.2	0.1	0.10	0.01
CAD	_	Reverse the order of the bytes in ACCU1. LL, LH, HL, AA becomes HH, HL, LH, LL.	1	0.4	0.2	0.23	0.01
TAK	_	Swap the contents of ACCU1 and ACCU2	1	0.5	0.3	0.06	0.01
PUSH	-	The contents of ACCU1 are transferred to ACCU2.	1	0.2	0.1	0.03	0.01
POP	-	The contents of ACCU2 are transferred to ACCU1:	1	0.2	0.1	0.03	0.01
INC	0 255	Increment ACCU1-LL	1	0.2	0.1	0.10	0.01
DEC	0 255	Decrement ACCU1-LL	1	0.2	0.1	0.10	0.01

Program Display and Null Operation Instructions

The status word is not affected.

	Adduses		Length	Typical Execution Time in μs						
Instruction	ruction Address Description		in Words	312	31x, 147, 151, 154	317	319			
BLD	0 255	Program display instruction: Is treated by the CPU like a null operation instruction.	1	0.2	0.1	0.04	0			
NOP	0	Null Operation instruction:	1	0.2 0.2	0.1 0.1	0.04 0.04	0			

Data Type Conversion Instructions

The results of the conversion are in ACCU1. When converting real numbers, the execution time depends on the value.

						Length	٦	ypical Ex	ecutior	Time in μs	;
Instruction	Address Identifier	De	escriptio	n		in Words	312	31x, 1 151, 1		317	319
BTI	_	Conv. cont. of AC ger (16 bits) (B Cl		BCD to in	nte-	1	3.9	1.9		0.32	0.03
BTD	_	Conv. cont. of AC int. (32 bits) (B CI			double	1	8.6	4.3		0.68	0.05
DTR	_		ert contents of ACCU1 from double er to real (32 bits) (Doubleint To Real) ert contents of ACCU1 from integer			1	5.5	2.7		0.33	0.02
ITD	_		ontents of ACCU1 from integer double int. (32 bits) (Int To				0.2	0.1		0.03	0.02
Status word for	: BTI, BTI	D, DTR, ITD	BR	CC 1	CC 0	OV	os	OR	STA	RLO	FC
Instruction dep	ends on:		=	=	_	=	=	-	_	_	=
Instruction affe	cts:		_	_	_	_	_	_	_	_	_
ITB	_		nv. cont. of ACCU1 from int. (16 bits) to D from 0 to +/- 999 (Int To B CD)			1	4.4	2.2		0.57	0.13
DTB	_		onv. cont. of ACCU1 f. double int. (32 ts) t. BCD f. 0 to +/-9 999 999 (D oubleint B CD)			1	10.0	5.0		1.38	0.33

	Address					Langeth		Typical E	xecution	Time in μs	3
Instruction	Identifier	D	escriptio	n		Length in Words	312		147, , 154	317	319
RND	=	Convert a real nu	mber into	a 32-bit int	teger.	1	6.5	3	.2	0.41	0.02
RND-	_	Convert a real nu The number is ro number.				1	6.5	3	.3	0.41	0.02
Status word for	truction depends on:			CC 1	CC 0	OV	os	OR	STA	RLO	FC
Instruction de	pends on:		=	_	=	-	-	=	_	_	=
Instruction aff	nstruction affects:			_	-	Yes	Yes	=	_	=	=
RND+	_	Convert a real nu The number is ro number.			_	1	6.7	3	.3	0.42	0.02
TRUNC						1	6.3	3	.1	0.41	0.02
Status word for	Status word for: RND+,TRUNC			CC 1	CC 0	OV	os	OR	STA	RLO	FC
Instruction de	nstruction depends on:			_	-	-	-	-	_	-	_
Instruction aff	truction affects:			_	=	Yes	Yes	=	_	_	_

Forming the Ones and Twos Complements

	Address				l anath i	_			Typical Exec	ution Tim	e in μs	
Instruction	Identifier	Desc	ription		Length in		31	12	31x, 147, 151, 154	3	17	319
INVI	_	Form the ones of ACCU1-L	compleme	nt of	1		0.	.2	0.1	0.	05	0.01
INVD	_	Form the ones of ACCU1	compleme	nt of	1		0.	.2	0.1	0.08 STA RLO		0.01
Status word for	,		BR	CC 1	CC 0	(VC	OS	OR	STA	RLO	FC
Instruction dep	nstruction depends on:		_	_	_		_	_	_	_	_	_
Instruction affe	cts:		_	-	-		=	_	_	_	-	_
NEGI	_	Form the twos of ACCU1-L (integ		nt of	1		1.	.4	0.7	0.	19	0.01
NEGD	_	Form the twos of ACCU1 (double		nt of	1		1.	.6	0.8	0.	16	0.01
Status word for	Status word for: NEGI, NEGD		BR	CC 1	CC 0	OV C		OS	OR	STA	RLO	FC
Instruction dep	nstruction depends on:		=	-			_	-	_	-	-	
Instruction affe	cts:		_	Yes	Yes	Υ	⁄es	Yes	-	_	_	_

Block Call Instructions

							Typica	I Execut	ion Tim	e in μs	}	
	Address			Lameth		Dire Addre					direct ressing ¹⁾	
Instruction	Identifier	Descriptio	on	Length in Words	312	31x, 147, 151, 154	317	319	312	31x, 147, 151, 154	317	319
CALL	FB q, DB q	Unconditional call FB, with parameter tra		1	16.4	8.8	1.9	0.68	-	_	-	_
CALL	SFB q, DB q	Unconditional call SFB, with parameter tra		2	2)	2)	2)	2)	_	_	_	_
CALL	FC q	Unconditional call function, with parameter tra		1	15.6	7.5	1.72	0.61	-	_	_	_
CALL	SFC q	Unconditional call SFC, with parameter tra		2	2)	2)	2)	2)	-	_	_	_
Status word for	or: CALL	•	BR	CC 1	CC 0	OV	os	OF	S	TA	RLO	FC
Instruction de	pends on:		1	_	_	_	_	_		_	_	_
Instruction aff	struction affects:		_	-	-	_	0	0		1	_	0

Plus time required for loading the address of the instruction (see page 24)
 See chapter System Functions (SFCs)/ see chapter System Function Blocks (SFBs)

								Typica	I Execut	ion Tim	ne in μ	s	
				Lou	ngth		Direct Ad	dressin	g	Inc	direct /	Addressir	ng ¹⁾
Instruction	Address Identifier	Descrip	ription		in Words		31x, 147, 151, 154	317	319	312	31x 147 151 154	317	319
UC	FB q FC q Parameter	Unconditional call without paramete FB/FC call via par	r transfer	1	3)	9.1 9.1 9.1	6.0 6.0 6.0	1.47 1.55	0.59 0.59 0.59	9.8+ 9.8+ 9.8+	6.4+ 6.4+ 6.4+	1.70+	0.59+ 0.59+ 0.59+
СС	FC q thout parameter trans Parameter FB/FC call via parame			1	3)	9.4 9.4 9.4	6.2 6.2 6.2	1.53 1.59	0.59 0.59 0.59	9.9+ 9.9+ 9.9+	6.6+ 6.6+ 6.6+	1.73+	0.59+ 0.59+ 0.59+
Status word for	or: UC, CC	2	BR	CC 1	C	C 0	OV	OS	OR	S	TA	RLO	FC
Instruction de	pends on:		-	_		_	-	_	_		-	-	-
Instruction aff	ects:		-	_		_	-	0	0		1	-	0
OPN					2 ²⁾ 2 2	0.7	0.7	0.15	0.03	1.2+	1.2+	0.25+	0.03+
Status word for	or: OPN		BR	CC 1	C	C 0	OV	os	OR	S	TA	RLO	FC
Instruction de	nstruction depends on:		-	-		_	-	-	_		_	-	-
Instruction aff	struction affects:		-	-		_	-	-	_		-	-	-

¹⁾ Plus time required for loading the address of the instruction (see page 24)

²⁾ Block No. > 255

³⁾ With direct instruction addressing

Block End Instructions

									Тур	ical E	xecuti	ion	Time in	us
Instruction	Address Identifier		Descrip	tion			ength in Vords	312		31x, 151,			317	319
BE	_	End blo	ock				1	4.4		2.	2	(0.05	0.07
BEU	_	End blo	ck uncond	ditionally			1	4.4		2.	2	(0.05	0.07
Status word for	,			BR CC 1 C		C 0	OV	os	C	DR	STA	4	RLO	FC
Instruction de	struction depends on:			_		_	_	-		_	_		_	_
Instruction aff	ects:		_	_		_	_	0		0	1		-	0
BEC	_	End blo	ock condition	onally if			1	1.2		0.	6		0.14	0.07
Status word for	tatus word for: BEC			CC 1	С	C 0	OV	os	C	DR	STA	4	RLO	FC
Instruction de	nstruction depends on:			_		_	_	_		_	_		Yes	_
Instruction aff	struction affects:		_	_		_	_	Yes		0	1		1	0

Exchanging Shared Data Block and Instance Data Block

Exchanging the two current data blocks. The current shared data block becomes the current instance data block, and vice versa. The condition code bits are not affected.

	Address		Length	Typical Execution Time in μs						
Instruction	Identifier	Description	in Words	312	31x, 147, 151, 154	317	319			
CDB		Exchange shared data block and instance data block	1	0.2	0.1	0.18	0.06			

Jump Instructions

Jumping as a function of conditions. With 8-bit operands the jump width is between –128 and +127. In the case of 16-bit operands, the jump width lies between –32768 and –129 (+128 and +32767).

Note:

Please note for S7-300 CPU programs that the jump destination always forms the **beginning** of a Boolean logic string in the case of jump instructions. The jump destination must not be included in the logic string.

	Address			l anath i				Typical	Executi	on Time in	μ s	
Instruction	Identifier	Descriptio	n	Length i	11		312	31x, 151,		317		319
JU	LABEL	Jump uncondition	nally	1 ¹⁾ /2			3.6	1.8	8	0.43		0.03
Status word for	: JU		BR	CC 1	CC	0	OV	os	OR	STA	VKE	FC
Instruction depo	struction depends on:		-	_	-		_	_	_	_	_	_
Instruction affection	cts:		=	_	-		-	_	_	_	_	-
JC	LABEL	Jump if RLO = "	1"	1 ¹⁾ /2			3.8	1.9	9	0.51		0.03
JCN	LABEL	Jump if RLO = "	0"	2			3.8	1.9	9	0.51		0.03
Status word for	Status word for: JC, JCN		BR	CC 1	CC	0	OV	os	OR	STA	RLO	FC
Instruction depo	ends on:		_	_	_		_	_	_	_	Yes	_
Instruction affection	cts:		_	_	Î		-	_	0	1	1	0

^{1) 1} word long for jump widths between –128 and +127

	Address				Length		Ту	pical Execut	tion Time	in μs	
Instruction	Identifier	Des	cription		in Words	31	2	31x, 147, 151, 154	31	7	319
JCB	LABEL	Jump if RLO = " Save the RLO ir		it	2	3.8	8	1.9	0.5	51	0.06
JNB	LABEL	Jump if RLO = " Save the RLO in		it	2	3.8	8	1.9	0.5	51	0.06
Status word for	: JCB, JN	В	BR	CC 1	CC 0	OV	OS	OR	STA	RLO	FC
Instruction depo	ends on:		_	-	_	_	_	_	_	Yes	-
Instruction affection	struction affects:			-	-	-	-	0	1	1	0
JBI	LABEL	Jump if BR = "1"	,		2	3.8	8	1.9	0.5	51	0.06
JNBI	LABEL	Jump if BR = "0"	,,		2	3.8	8	1.9	0.5	51	0.06
Status word for	: JBI, JNE	ВІ	BR	CC 1	CC 0	OV	os	OR	STA	RLO	FC
Instruction depo	ends on:		Yes	-	=	=	-	=	=	-	=
Instruction affe	cts:		_	-	_	-	-	0	1	-	0
JO	JO LABEL Jump on store		overflow (OV = "1")	1 ¹⁾ /2	3.8	8	1.9	0.5	51	0.06
Status word for	Status word for: JO		BR	CC 1	CC 0	OV	os	OR	STA	RLO	FC
Instruction depo	nstruction depends on:			-	_	Yes	-	_	-	-	_
Instruction affection	struction affects:		_				_			_	_

^{1) 1} word long for jump widths between –128 and +127

	A -1 -1					Length	Т	ypical Ex	ecution	Time in μs	
Instruction	Address Identifier	C	Descriptio	on		in Words	312	31x, 151,	,	317	319
JOS	LABEL	Jump on stored	overflow ((OS = "1")		2	3.8	1.	9	0.51	0.06
Status word for	: JOS		BR	CC 1	CC 0	OV	os	OR	STA	RLO	FC
Instruction depe	ends on:		=	=	-	=	Yes	_	-	-	-
Instruction affect	struction affects:						0	-	-	-	-
JUO	UO LABEL Jump if "unor (CC 1=1 and			tion"		2	3.8	1.	9	0.51	0.06
JZ	LABEL	Jump if result=0	(CC 1=0	and CC 0=	=0)	1 ¹⁾ /2	3.8	1.	9	0.51	0.06
JP	LABEL	Jump if result>0	(CC 1=1	and CC 0=	=0)	1 ¹⁾ /2	3.8	1.	9	0.51	0.06
JM	LABEL	Jump if result<0	(CC 1=0	and CC 0=	=1)	1 ¹⁾ /2	3.8	1.	9	0.51	0.06
Status word for	Status word for: JUO, JZ, JP, JM			CC 1	CC 0	OV	os	OR	STA	RLO	FC
Instruction depe	Instruction depends on:			Yes	Yes	=	-	_	-	-	_
Instruction affect	truction affects:		_	_	_	_	_	_	_	_	_

^{1) 1} word long for jump widths between –128 and +127

	A -l -l						Т	ypical Exe	cution Ti	me in μs	
Instruction	Address Identifier	De	scription		1	gth in ords	312	31x, 147, 151, 154	′ 3	17	319
JN	LABEL	Jump if result≠ 0=0) or (CC 1=0	1	1)/2	3.8	1.9	0.	51	0.06		
JMZ	LABEL	Jump if result≤ 0=1) or (CC 1=0		2	3.8	1.9	0.	51	0.06		
JPZ	LABEL	Jump if result≥ 0=0) or (CC 1=0				2	3.8	1.9	0.	51	0.06
Status word for	: JN, JMZ	, JPZ	BR	CC 1	CC 0	OV	os	OR	STA	RLO	FC
Instruction depends on: — Ye				Yes	Yes	-	_	_	_	-	_
Instruction affe	-	_	1	_	_	_	-	-	-		

^{1) 1} word long for jump widths between –128 and +127

Instruc-	Address								Тур	ical Execut	ion Time i	n μs
tion	Identifier	Desc	Description			L	ength in '	Words	312	31x, 147, 151, 154	317	319
JL	LABEL	Jump distributor This instruction is follo instructions. The operand is a jump instructions in this list. ACCU1-L contains the instruction to be execu-	o label to subsequent e number of the jump				2		5.0	2.5	0.78	0.04
LOOP	LABEL	Decrement ACCU1-L ACCU1-L≠0 (loop programming)	and jump	if			2		3.5	1.8	0.30	0.03
Status wor	d for: JL	, LOOP	BR	CC 1	CC	0	OV	os	OR	STA	RLO	FC
Instruction	Instruction depends on: -				_		_	_	-	_	_	_
Instruction affects:				_	_		1	-	_	_	_	_

Instructions for the Master Control Relay (MCR)

MCR=1→MCR is deactivated

MCR=0→MCR is activated; "T" and "=" instructions write "0" to the corresponding address identifiers; "S" and "R" instructions leave the memory contents unchanged.

	A -1 -1					Length		Typical E	Execution	on Time in	μ s
Instruction	Address Identifier		Description					31x, 151,	147, 154	317	319
MCR(Open an MCR zone. Save the RLO to the MCR stack.					0.	.8	0.24	0.06
)MCR		Close an MCR-2 Pop an entry off		Stack.		1	1.3	0.	.8	0.24	0.06
Status word for	: MCR(BR	CC 1	CC 0	OV	os	OR	STA	RLO	FC
Instruction depe	ends on:		=	=	-	-	_	=	-	Yes	-
Instruction affect	cts:		=	=	_	=	=	0	1	-	0
MCRA		Activate the MC	R			1	0.2	0.	.1	0.02	0.05
MCRD		Deactivate the N	ICR			1	0.2	0.	.1	0.02	0.03
Status word for: MCRA, MCRD BF				CC 1	CC 0	OV	os	OR	STA	RLO	FC
Instruction depends on: – –					=	-	=	=	_	_	-
Instruction affect	cts:		=	=	_	-	_	=	_	-	-

Organisation Blocks (OB)

A user program for an S7-300 consists of blocks which contain the instructions, parameters, and data for the respective CPU. The individual CPUs of the S7-300 differ in the number of blocks which you can define for the respective CPU, and of those which are supplied by the operating system of the CPU. You can find a detailed description of the OBs and their use in the *STEP 7 online help system*.

Organisa- tion Blocks	312	31x, 147, 151, 154	317	319	Starting Events (Hexadecimal Values)		
Cycle:							
OB 1	Х	Х	х	х	1101 _H	OB1 starting event	
					1103 _H	Running OB1 start event (conclusion of the free cycle)	
Time-of-day	interrupt	:					
OB 10	Х	Х	х	х	1111 _H	Time-of-day interrupt event	
Delay Interro	upt:		1	1			
OB 20	Х	Х	х	х	1121 _H	Delay interrupt event	
OB 21	-	-	х	х	1122 _H	Delay interrupt event	

Organisa- tion Blocks	312	31x, 147, 151, 154	317	319	Starting Events (Hexadecimal Values)			
Cyclic interr	upt:							
OB 32	_	_	х	х	1133 _H	Cyclic interrupt event		
OB 33	-	_	х	х	1134 _H	Cyclic interrupt event		
OB 34	_	_	х	х	1135 _H	Cyclic interrupt event		
OB 35 ¹⁾	Х	Х	х	х	1136 _H	Cyclic interrupt event		
Process inte	errupt:				-1			
OB 40	Х	Х	х	х	1141 _H	Process interrupt		
DPV1-Interr	upt (only	DP-CPUs)			-1			
OB 55	_	Х	х	х	1155 _H	Status interrupt		
OB 56	-	Х	х	х	1156 _H	Update-interrupt		
OB 57	_	х	х	х	1157 _H	Manufacture-specific interrupt		
Synchronou	us cycle	interrupt		•				
OB 61	_	X ²⁾	X 3)	х	1164 _H	Synchronous cycle interrupt		

For CPU 319: in addition to the ms granular setting of the OB35 call interval, you can also select a µs granular setting in STEP 7 for the OB35. This makes it possible for you to also configure the shortest alarm cycle of 500µs and multiples thereof (value range of 500µs to 60000ms can be set).

²⁾ for CPU315-2 PN/DP with firmware as of V2.5 and IM154-8 CPU

³⁾ for all CPUs 317 with firmware as of V2.5

Organisa- tion Blocks	312	31x, 147, 151, 154	317	319	Starting Events (Hexadecimal Values)				
Technology synchronous interrupt (only Technology CPU)									
OB 65	_	only 315T	only 317T	-	116A _H	Technology synchronous interrupt			
Error respon	nses:								
OB 80	Х	х	х	х	3501 _H	Cycle time violation			
					3502 _H	OB or FB request error			
					3505 _H	Time-of-day interrupt elapsed due to time jump			
					3507 _H	Multiple OB request error caused start info buffer			
						overflow			

Organisa- tion Blocks	312	31x, 147, 151, 154	317	319	Starting Events (Hexadecimal Values)		
Diagnostic in	nterrupt:						
OB 82	х	Х	×	Х		3842 _H Module o. k. 3942 _H Module fault	
OB 83	-	151-7 ¹⁾ , 151-8 ³⁾ , 315 PN ²⁾ IM 154 ³⁾	only 317 PN ²⁾	x ²⁾	3854 _H 3855 _H 3861 _H	PROFINET IO-Submodule plugged in and is proportional to a parameteterized submodule PROFINET IO-Submodule plugged in and is not proportional to a parameteterized submodule Module is inserted	
					3951 _H 3961 _H	Pull out PROFINET IO-Module Module is removed	

¹⁾ only for central IO 2) only for PROFINET IO 3) for central IO and PROFINET IO

Organisation Blocks	312	31x, 147, 151, 154	317	319		Starting Events (Hexadecimal Values)
OB 85	Х	Х	х	х	35A1 _H	No OB or FB
					35A3 _H	Error during access of a block by the operating system
					39B1 _H	I/O access error during process image updating of the inputs (during each access)
					39B2 _H	I/O access error during transfer of the process image to the output modules (during each access)
					38B3 _H	I/O access error during process image updating of the inputs (outgoing event)
					38B4 _H	I/O access error during transfer of the process image to the output modules (outgoing event)
					39B4 _H	I/O access error during transfer of the process image to the output modules (incoming event)

Organisation Blocks	312	31x, 147, 151, 154	317	319		Starting Events (Hexadecimal Values)		
OB 86	-	only DP, PN IO	only DP, PN IO	only DP, PN IO	38C4 _H 38CB _H 39C4 _H	Distributed I/O: station failed, outgoing PROFINET I/O: Station restart Distributed I/O: station failed, incoming		
OB 87	х	X	X	X	39CB _H 35E1 _H 35E2 _H 35E6 _H	PROFINET I/O: Station failure Incorrect frame identifier in GD 35E2 _H GD packet status cannot be entered in DB GD whole status cannot be entered in DB		
Restart:								
OB 100	х	х	x	x	1381 _H 1382 _H	Manual restart requests Automatic restart requests		

Organisation Blocks	312	31x, 147, 151, 154	317	319		Starting Events (Hexadecimal Values)
Synchronous	error res	ponses:		•		
OB 121	Х	X	Х	Х	2521 _H	BCD conversion error
					2522 _H	Range length error during reading
					2523 _H	Range length error during writing
					2524 _H	Range error during reading
					2525 _H	Range error during writing
					2526 _H	Timer number error
					2527 _H	Counter number error
					2528 _H	Alignment error during reading
					2529 _H	Alignment error during writing
					2530 _H	Write error during access to DB
					2531 _H	Write error during access to DI
					2532 _H	Block number error opening a DB
					2533 _H	Block number error opening a DI
					2534 _H	Block number error at FC call
					2535 _H	Block number error at FB call
					253A _H	DB not loaded
					253C _H	FC not loaded
					253E _H	FB not loaded
OB 122	Х	Х	Х	х	2944 _H	I/O access error at nth read access (n > 1)
					2945 _H	I/O access error at nth write access (n > 1)

Function Blocks (FB)

The following tables list the quantities, numbers, and maximal sizes of the function blocks, functions and data blocks that you can define in the individual CPUs of the S7-300.

Blocks	31x, 147, 151-7, 315, 154	151-8	317, 319
Quantity 1)	1024	1024	2048
Admissible numbers	0 to 2047	0 to 2047	0 to 2047
Maximal size of an FB (process-relevant code)	16 kByte	64 kByte	64 kByte

Functions (FC)

Blocks	31x, 147, 151-7, 315, 154	151-8	317, 319
Quantity 1)	1024	1024	2048
Admissible numbers	0 to 2047	0 to 2047	0 to 2047
Maximal size of an FC (process-relevant code)	16 kByte	64 kByte	64 kByte

Entire number FB, FC, DB: 1024 CPU 317: 2048 CPU 319: 4096

Data Blocks

Blocks	31x, (except 315), 147, 151-7	315, 154	151-8	317	319
Quantity 1)	511	1023	511	2047	4095
Admissible numbers	1 to 511	1 to 1023	1 to 511	1 to 2047	1 to 4095
Maximal size of an FB (process-relevant code)	16 kByte	16 kByte	64 kByte	64 kByte	64 kByte

Entire number FB, FC, DB: 1024 CPU 317: 2048 CPU 319: 4096

Memory required by the SFBs for the integrated inputs and outputs

SFB	Data	Load memory (Byte)	Work memory (RAM, Byte)
41 CONT_C	126	330	162
42 CONT_S	90	266	126
43 PULSEGEN	34	168	70
44 ANALOG	98	316	134
46 DIGITAL	88	286	124
47 COUNT	34	178	70
48 FREQUENC	34	176	70
49 PULSE	24	138	60
60 SEND_PTP	40	290	76
61 RCV_PTP	44	298	80
62 RES_RCVB	28	272	64
63 SEND_RK	432	1074	468
64 FETCH_RK	432	1074	468
65 SERVE_RK	408	1032	444

System Functions (SFC)

The following tables show the system functions offered by the

operating systems of the S7-300 CPUs and the execution times on the respective CPUs.

SFC	050 N	D		Execution Time	in μs	
No.	SFC Name	Description	312	31x, 147, 151, 154	317	319
0	SET_CLK	Sets the clock time	235	195	44	3.0
1	READ_CLK	Reads the clock time	70	60	17	1.4
2	SET_RTM	Sets the operating hours counter	75	65	14	1.1
3	CTRL_RTM	Starts/stops the operating hours counter	70	60	12	1.0
4	READ_RTM	Reads the operating hours counter	105	90	16	1.3
5	GADR_LGC	Determine logical channel address	160	135	23	2.3
6	RD_SINFO	Reads start information of the current OB.	135	110	19	1.9
7	DP_PRAL	Triggers a process interrupt from the user program of the CPU as DP slave through to DP master.	_	90	19	9.0
		concurrent running requests, max.	-	34 requests together	with SFB 75	requests

¹⁾ only DP-CPUs

²⁾ SFC 7 is not supported by the IM151-8

050				Execution T	īme in μs			
SFC No.	SFC Name	Description	312	31x, 147, 151, 154	317	319		
11	SYC_FR 1)	Synchronizes groups of DP slaves	_	300	63	16.0		
		concurrent running requests, max.	_	2	2 requests			
12	D_ACT_DP 2)	Activates or deactivates DP slaves	_	410	90	13.0		
		concurrent running requests, max.	_	4 requests ³⁾ 8 re		8 requests		
13	DPNRM_DG 1)	Reads the DP-compliant slave diagnosis (CPU31)	_	150	32	30.0		
		concurrent running requests, max.	_	4	requests			
14	DPRD_DAT 1)	Reads/writes consistent data (n bytes)	_	150	30	25.0		
15	DPWR_DAT 1)	Reads/writes consistent data (n bytes)	_	150	32	10.5		

¹⁾ only DP-CPUs
2) only DP-CPUs and PROFINET-CPUs
3) The IM151-8 as of V2.7 can handle 8 jobs simultaneously.

050				Execution ⁻	Time in μs	
SFC No.	SFC Name	Description	312	31x, 147, 151, 154	317	319
17	ALARM_SQ	Generates block-related messages that can be acknowledged	250	250	52	12.0
18	ALARM_S	Generates block-related messages that can not be acknowledged	250	250	50	9.0
19	ALARM_SC	Acknowledgment state of the last ALARM_SQ received message	110	110	23	8.0
20	BLKMOV	Copies variables within the working memory	90 μs + 2μs/ Byte	75 μs+1.6μs/ Byte	16 μs+0.05μs/ Byte	1.6μs+0.0015μ s/ Byte
21	FILL	Sets array default variables within the working memory	90μs+2.6μs/ Byte	75 μs+2.2μs/ Byte	16 μs+0.08μs/ Byte	1.6μs+0.013μs/ Byte

050				Execution 1	īme in μs	
SFC No.	SFC Name	Description	312	31x, 147, 151, 154	317	319
22	CREAT_DB	Generates a data block	110μs+3.5μs/ DB in the specified areas	110μs+3.5μs/ DB in the speci- fied areas	23.1μs+0.75μs/ DB in the spe- cified areas	10.0
23	DEL_DB	Deletes a data block	402	402	80	13.0
		concurrent running requests, max.		21 requ	iests	
24	TEST_DB	Tests a data block	130	110	18	2.1
28	SET_TINT	Sets the times of a time-of-day interrupt	190	160	40	2.5
29	CAN_TINT	Cancels a time-of-day interrupt	85	70	2	0.8
30	ACT_TINT	Activates a time-of-day interrupt	140	120	28	1.7
31	QRY_TINT	Queries the status of a time-of-day interrupt	90	75	12	1.3
32	SRT_DINT	Starts a delay interrupt	90	75	22	3.8
33	CAN_DINT	Cancels a delay interrupt	60	50	11	3.2

SFC	050 Na	Donata de la		Execution Time	e in μs	319 1.4 1.8 1.9 1.9 3.5 3.0
No.	SFC Name	Description	312	31x, 147, 151, 154	317	319
34	QRY_DINT	Queries started delay interrupts	85	71	13	1.4
36	MSK_FLT	Masks sync faults	132	110	17	1.8
37	DMSK_FLT	Enables sync faults	143	120	18	1.9
38	READ_ERR	Reads event status register	140	120	18	1.9
39	DIS_IRT	Disables the handling of new interrupts	180	155	64	3.5
40	EN_IRT	Enables the handling of new inter- rupt events	125	105	31	3.0
41	DIS_AIRT	Delays the handling of interrupts	50	45	9	1.0
42	EN_AIRT	Enables the handling of interrupts	55	45	9	1.0
43	RE_TRIGR	Re-triggers the scan time monitor	50	40	23	4.7
44	REPL_VAL	Copies a substitute value into accumulator 1	60	50	39	3.9
46	STP	Forces the CPU into the STOP mode		_		
47	WAIT	Delays program execution in addition to waiting times	250	250	198	193

050				Execution T	īme in μs	
SFC No.	SFC Name	Description	312	31x, 147, 151, 154	317	319
49	LGC_GADR	Converts a free address to the slot and rack for a module	250	210	33	2.3
50	RD_LGADR	Reads all the declared free addresses for a module	500	420	59	3.7
51	RDSYSST	Reads out the information from the system state list. SFC 51 is not interruptible through interrupts.	250μ s + 10μ s / Byte	224μ s + 10μ s / Byte	44μ s + 2 μ s / Byte	3.6μ s +0.013μ s / Byte
		concurrent running requests, max.		4 requ	ests	
52	WR_USMSG	Writes specific diagnostic information in the diagnostic buffer	280	235	66	3.0
55	WR_PARM	Writes dynamic parameters to a module	2000	1700	349	130
		concurrent running requests, max.		1 requ	iest	
56	WR_DPARM	Writes predefined dynamic parameters to a module	1750	1750	346	130
		concurrent running requests, max.		1 requ	ıest	

050				Execution 7	Time in μs	
SFC No.	SFC Name	Description	312	31x, 147, 151, 154	317	319
57	PARM_MOD	Assigns a module's parameters	<1650	<1400	<190	< 160
		concurrent running requests to dif- ferent modules,	1 request			
58	WR_REC	Writes a module-specific data re-	1400μs +32μs	1400μs+32μs /	278μs + 6.5μs	180μs +
	_	cord	/ Byte	Byte	/ Byte	5.11μs
						/ Byte
		concurrent running requests to dif- ferent modules to different modu- les, max	4 requests together with SFB 53 requests		8 requests together with SFB 53 requests	
59	RD_REC	Reads a module-specific data re-	500	500	275μs + 6.4μs	212µs +
		cord			/ Byte	6.25μs
						/ Byte
		concurrent running requests to dif-	4 requests	together with	8 requests to	gether with
		ferent modules, max.	SFB 52 requests SFB 5		SFB 52 re	equests
64	TIME_TICK	Reads out the system time	55	50	9	0.8

0=0				Execution T	ime in μs	
SFC No.	SFC Name	Description	312	31x, 147, 151, 154	317	319
65	X_SEND ¹⁾	Sends data to a communication partner external to your own S7 station	310	310	155	40.0
		The maximum number of simultaneous SFC65, SFC67, SFC68, SFC72 or SFC73 jobs to different remote communication partners (Note: only one SFC65, SFC67, SFC68, SFC72 or SFC73 job at a time is possible to a remote communication partner).	4 requests	2)	30 red	uests
66	X_RCV ¹⁾	Receives data from a communication partner external to your own S7 station	120	120	24	9.0

CPU 314 and IM 151-7: 10 requests CPU 315 and IM 154-8: 14 requests

¹⁾ SFC 7 is not supported by the IM151-8 2) CPU 313: 6 requests

0.00				Execution T	me in μs	
SFC No.	SFC Name	Description	312	31x, 147, 151, 154	317	319
67	X_GET ¹⁾	Reads data from a communication partner external to your own S7 station	190	190	38	10.0
		The maximum number of simultaneous SFC65, SFC67, SFC68, SFC72 or SFC73 jobs to different remote communication partners (Note: only one SFC65, SFC67, SFC68, SFC72 or SFC73 job at a time is possible to a remote communication partner).	4 requests	2)	30 rec	quests

CPU 314 and IM 151-7: 10 requests CPU 315 and IM 154-8: 14 requests

¹⁾ SFC 7 is not supported by the IM151-8 2) CPU 313: 6 requests

250				Execution Ti	ime in μs	
SFC No.	SFC Name	Description	312	31x, 147, 151, 154	317	319
68	X_PUT ¹⁾	Writes data to a communication partner external to your own S7 station	190	190	38	10.0
		The maximum number of simultaneous SFC65, SFC67, SFC68, SFC72 or SFC73 jobs to different remote communication partners (Note: only one SFC65, SFC67, SFC68, SFC72 or SFC73 job at a time is possible to a remote communication partner).	4 requests	2)	30 rec	quests
69	X_ABORT ¹⁾	Aborts connection to a communication partner external to your own S7 station	100	100	20	5.0

CPU 314 and IM 151-7: 10 requests CPU 315 and IM 154-8: 14 requests

¹⁾ SFC 7 is not supported by the IM151-8 2) CPU 313: 6 requests

0.00			Execution Time in μs				
SFC No.	SFC Name	Description	312	31x, 147, 151, 154	317	319	
70	GEO_LOG 1)	Determine module start address	135	100	17	8.0	
71	LOG_GEO 1)	Querying the module slot belonging to a logical address	275	116	20	10.0	
72	I_GET	Reads data from a communication partner within your own S7 station	190	190	38	10.0	
		The maximum number of simultaneous SFC65, SFC67, SFC68, SFC72 or SFC73 jobs to different remote communication partners (Note: only one SFC65, SFC67, SFC68, SFC72 or SFC73 job at a time is possible to a remote communication partner).	4 requests	2)	30 requests		

only CPUs with firmware as of V 2.3.0 CPU 313: 6 requests CPU 314 and IM 151-7: 10 requests CPU 315 and IM 154-8: 14 requests

0=0				Execution	Time in μs	
SFC No.	SFC Name	Description	312	31x, 147, 151, 154	317	319
73	I_PUT	Writes data to a communication partner within your own S7 station	190	190	38	10.0
		The maximum number of simultaneous SFC65, SFC67, SFC68, SFC72 or SFC73 jobs to different remote communication partners (Note: only one SFC65, SFC67, SFC68, SFC72 or SFC73 job at a time is possible to a remote communication partner).	4 requests	1)	30 requests	
74	I_ABORT	Aborts connection to a communication partner within your own S7 station	100	100	20	5.0

CPU 313: 6 requests
 CPU 314 and IM 151-7: 10 requests
 CPU 315 and IM 154-8: 14 requests

0.00				Execution	on Time in μs	
SFC No.	SFC Name	Description	312	31x, 147, 151, 154	317	319
81	UBLKMOV	Copy the variable without interruption, length of the data to be copied up to 32 bytes	90μs+ 2μs / Byte	75μs + 2μs / Byte	16μs+0.05μs / Byte	1.6μs + 0.013μs / Byte
82	CREA_DBL	Create data block in load memory.	<1250	<1050	<320	<100
		concurrent running requests, max.	3 requests			
83	READ_DBL	Read from a data block in load memory	<1100	<950	<300	<300
		concurrent running requests, max.		3 r	equests	
84	WRIT_DBL	Write to a data block in load memory.	<1100	<900	<300	<300
		concurrent running requests, max.		3 r	equests	

050				Execution	Time in μs	
SFC No.	SFC Name	Description	312	31x, 147, 151, 154	317	319
101	RTM	Handling the Run-time meter	170	150	35	4.0
102	RD_DPARA	Read predefined parameter.	<1750	<1500	<320	<150
		concurrent running requests, max.		1 red	quest	
103	DP_TOPOL	Detemine bus topology in a DP Master system fist call	_	250.01)2)	19.02)	3.0
105	READ_SI ²⁾	Read dynamically assigned system resources	2122.0 + 40.5 per alarm	2122.0 + 37.0per alarm	125.0 + 1.0 per alarm	30.0 + 0.2 per alarm
106	DEL_SI ²⁾	Enable dynamically assigned system resources	2040.0 + 57.0 per alarm	2040.0 + 29.0 per alarm	246.0 + 2.6 per alarm	56.0 + 0.2 per alarm
107	ALARM_DQ ²⁾	Acknowledgeable block-related messages create first call	354.0	354.0	33.0	9.0
108	ALARM_D ²⁾	Not acknowledgeable block-related messages create first call	344.0	344.0	35.0	11.0
109	PROTECT ²⁾	Activate write protection	45	45	7	3

only DP-CPUs only CPUs with firmware as of V 2.5.0

050			Execution Time in μs				
SFC No.	SFC Name	Description	312	31x, 147, 151, 154	317	319	
112	PN_IN 1)	Update inputs of the PROFINET component user program interface	-	<20200	<20200	<6000	
113	PN_OUT 1)	Update outputs of the PROFINET component interface	_	<21400	<21400	<6000	
114	PN_DP 1)	Update DP interconnection	-	<4000	<4000	<5000	

only CPU 315-2 PN/DP / 317-2 PN/DP. / 319-3 PN/DP / IM 151-8 CPU / IM 154-8 CPU. The runtimes of these blocks depend on their respective interconnection configuration. See also manual CPU 31xC and CPU 31x, technical data: chapter cycle and response times, extending the OB1 cycle for cyclical PROFINET interconnections.

050			Execution Time in μs				
SFC No.	SFC Name	Description 312 31x, 147, 151, 154		317	319		
126	SYNC_PI	Update the process image partition of the inputs in a synchronous cycle	_	230μs + 20μs/ Byte ¹⁾²⁾	80μs + 10μs/ Byte ²⁾	7μs + 2μs / Byte	
		concurrent running requests, max.	_	1 request ¹⁾²⁾	1 request		
127	SYNC_PO	Update the process image partition of the outputs in a synchronous cycle	_	230μs + 20μs/ Byte ¹⁾²⁾	80μ s + 10μs/ Byte $^{2)}$	7μs + 2μs/ Byte	
		concurrent running requests, max.	_	1 request ¹⁾²⁾	1 red	luest	

only CPU 315-2DP, 315-2 PN/DP, IM 154-8 CPU
 availiable as of V 2.5

System Function Blocks (SFB)

The following table lists the system function blocks supplied by the operating system of the S7-300's CPUs, and the execution times on the respective CPUs.

			Execution Time in μs				
SFB No.	SFB Name	Description	312	31x, 147, 151, 154	317	319	
0	CTU	Counts up	101	90	19	3.0	
1	CTD	Counts down	101	90	19	3.0	
2	CTUD	Counts up and counts down	109	100	21	3.0	
3	TP	Generates a pulse	135	115	26	3.0	
4	TON	Delays a leading edge	120	101	20	3.0	
5	TOF	Delays a falling edge	120	100	21	3.0	
32	DRUM	Implements a sequence processor with a maximum of 16 s	90	80	16	3.0	

				Execution	on Time in μs	
SFB No.	SFB Name	Description	312	31x, 147, 151, 154	317	319
SFBs	for the integra	ated inputs/outputs (only CPU 31xC)				
41	CONT_C	Continuous control	_	3300	_	_
42	CONT_S	Step control	_	2800	_	_
43	PULSEGEN	Pulse generation	_	1500	_	_
44	ANALOG 1)	positioning with analog output	_			
		idle run		880	_	_
		start positioning run		2900	_	_
		request		1300	_	_
46	DIGITAL 1)	positioning with digital outputs	_			
		idle run		810	_	_
		start positioning run		2200	_	_
		request		1200	_	_
SFBs	for the integra	ated inputs/outputs (only CPU 31xC)	1	1		1
47	COUNT	counting		1222	_	_
48	FREQUENC	frequency measurement		1240	_	_
49	PULSE	pulse width modulation		1101	_	_

¹⁾ only CPU 314C-2

0.55				Executi	on Time in μs		
SFB No.	SFB Name	Description	312	31x, 147, 151, 154	317	319	
52	RDREC	Read Data set from DP slave, PROFINET IO-Device or central module		500	272 μs + 6.4 μs / Bytes	214μs+6.25 μs / Byte	
		concurrent running requests to different modules, max.	4 requests together with SFC 59 requests		with SFC 59 reque		•
53	WRREC	Write Data set to DP slave, PROFINET IO-Device or central module	1400 μs	+ 32 μs / Byte	248 μs+5.25 μs / Byte	181 μs+5.11 μs / Byte	
		concurrent running requests to different modules, max.	4 requests together with SFC 58 requests		8 requests together with SFC 58 requests		
54	RALRM	Read out interrupt status information from interrupts of a DP slave, PROFINET IO-Device or of a central mo- dule in the respective OB	650		137	25.0	
60	SEND_PTP1)	send data (n characters) idle run operationalmode	_	405 600+n∗11 (1≤n≤1024)	-	-	

¹⁾ only CPU 31xC-2 PtP

				Execution	n Time in μs	
SFB No.	SFB Name	Description	312	31x, 147, 151, 154	317	319
61	RCV_PTP 1)	receive data (n characters) idle run operationalmode	-	430 600+n∗7 (1≤n≤1024)	-	_
62	RES_RCVB	clear input buffer idle run operational mode	-	390 700	-	-
63	SEND_RK ²⁾	send data (n characters, data exceeding a length of 128 characters are transfer- red in blocks with a maximum length of 128 characters) idle run operational mode	-	450 1210+n∗11 (1≤n≤128)	-	-

¹⁾ only CPU 31xC-2 PtP

²⁾ only CPU 314C-2PtP

				Execution Ti	me in μs	
SFB No.	SFB Name	Description	312	31x, 147, 151, 154	317	319
64	FETCH_RK 1)	send data (n characters, data exceeding a length of 128 characters are transferred in blocks with a maximum length of 128 characters) idle run operational mode	_	620 1680+n∗7 (1≤n≤128)		-
65	SERVE_RK 1)	receive/provide data (n characters, data exceeding a length of 128 characters are transferred in blocks with a maximum length of 128 characters) idle run operational mode	_	510 1320+n∗7 (1≤n≤128)	-	-

¹⁾ only CPU 31xC-2 PtP 2) only CPU 314C-2 PtP

050			Execution Time in μs				
SFB No.	SFB Name	Description	312	31x, 147, 151, 154	317	319	
75	SALRM 1)2)	Set desired interrupts of I-slaves	_	90	19	9.0	
		concurrent running requests, max.	_	34 requests together with SFC 7 requests			
81	RD_DPAR	Reading predefined parameters	< 1500	< 1500	< 300	< 200	
		concurrent running requests, max.		4 requests			

only DP-CPUs
SFC 7 is not supported by the IM151-8

Standard Function Blocks for S7-Communication via CP or Integrated PROFINET Interface

For some communication services, pre-fabricated blocks are available as an interface your STEP7 user program. See also STEP7 (as of version V5.3), Standard-Library, Communication Blocks.

	FB Name	Description	may be used with			
FB No.			31x, 315 (without PROFINET- Interface)	147, 151-7	31x, 317, 319	151-8, 154
8	USEND	Uncoordinated data sending	Communication via CP	_	Communication via CP or integrated PROFINET- Interface	Communication via integrated PROFINET- Interface
9	URCV	Uncoordinated data reception		_		
12	BSEND	Block-oriented data sending		_		
13	BRCV	Block-oriented data reception		_		
14	GET	Read data from a remote CPU		_		
15	PUT	Write data from a remote CPU		_		

			may be used with			
FC No.	FC-Name	Description	31x (without PROFINET- Interface)	147, 151	317, 319, 154	
62	C_CNTRL	Request connection status which belongs to a local connection.	Communication via CP	-	Communication via CP or integrated PROFINET- Interface	

Function blocks for open system interconnection over Industrial Ethernet

In order to be able to exchange data via user programs with other TCP/IP—capable communication partners, STEP7 places FBs and UDTs at your disposal. These blocks are saved in the Standard-Library, Communication Blocks.

FB-Nr.	FB-Name	Description	IM 151-8	IM 154-8	315 PN, 317 PN	319 PN	Communication protocol
63 1)2)	TSEND	Sending of data	with firmware as of V 2.7.0	with firmware as of V 2.5.0	with firmware as of V 2.3.0	with firmware as of V 2.4.0	TCP, ISO-on-TCP
64 1)2)	TRCV	Receiving of data	with firmware as of V 2.7.0	with firmware as of V 2.5.0	with firmware as of V 2.3.0	with firmware as of V 2.4.0	TCP, ISO-on-TCP
65 ¹⁾²⁾	TCON	Establishing a communication link	with firmware as of V 2.7.0	with firmware as of V 2.5.0	with firmware as of V 2.3.0	with firmware as of V 2.4.0	TCP, ISO-on- TCP, UDP
66 ¹⁾²⁾	TDI- SCON	Disconnecting a communication link	with firmware as of V 2.7.0	with firmware as of V 2.5.0	with firmware as of V 2.3.0	with firmware as of V 2.4.0	TCP, ISO-on- TCP, UDP
67 ²⁾	TUSEND	Sending of data	with firmware as of V 2.7.0	with firmware as of V 2.5.0	with firmware as of V 2.5.0	with firmware as of V 2.4.0	UDP
68 ²⁾	TURCV	Receiving of data	with firmware as of V 2.7.0	with firmware as of V 2.5.0	with firmware as of V 2.5.0	with firmware as of V 2.4.0	UDP

¹⁾ as of STEP 7, V5.3, SP1

You can find blocks for **UDP protocol** on the internet at: http://support.automation.siemens.com/ww/view/en/22146612 as of STEP 7. V5.4

IEC Functions

You can use the following functions in STEP 7:

These blocks are saved in the Standard Library, IEC Function-Blocks in STEP 7.

FC No.	FC Name	Description		
DATE	_AND_TIME			
3	D_TOD_DT	Concatenates the data formats DATE and TIME_OF_DAY (TOD) and converts to data format DATE_AND_TIME.		
6	DT_DATE	Extracts the DATE data format from the DATE_AND_TIME data format.		
7	DT_DAY	Extracts the day of the week from the data format DATE_AND_TIME.		
8	DT_TOD	Extracts the TIME_OF_DAY data format from the DATE_AND_TIME data format.		
Time	Formats			
33	S5TI_TIM	Converts S5 TIME data format to TIME data format		
40	TIM_S5TI	Converts TIME data format to S5 TIME data format		
Dura	tion			
1	AD_DT_TM	Adds a duration in the TIME format to a time in the DT format. The result is a new time in the DT format.		
35	SB_DT_TM	Subtracts a duration in the TIME format from a time in the DT format. The result is a new time in the DT format.		
34	SB_DT_DT	Subtracts two times in the DT format. The result is a duration in the TIME format.		

FC No.	FC Name	Description			
Com	Compare DATE_AND_TIME				
9	EQ_DT	Compares the contents of two variables in the DATE_AND_TIME format for equal to.			
12	GE_DT	Compares the contents of two variables in the DATE_AND_TIME format for greater than or equal to.			
14	GT_DT	Compares the contents of two variables in the DATE_AND_TIME format for greater than.			
18	LE_DT	Compares the contents of two variables in the DATE_AND_TIME format for less than or equal to.			
23	LT_DT	Compares the contents of two variables in the DATE_AND_TIME format for less than.			
28	NE_DT	Compares the contents of two variables in the DATE_AND_TIME format for not equal to.			
Com	pare STRING				
10	EQ_STRNG	Compares the contents of two variables in the STRING format for equal to.			
13	GE_STRNG	Compares the contents of two variables in the STRING format for greater than or equal to.			
15	GT_STRNG	Compares the contents of two variables in the STRING format for greater than.			
19	LE_STRNG	Compares the contents of two variables in the STRING format for less than or equal to.			
24	LT_STRNG	Compares the contents of two variables in the STRING format for less than.			
29	NE_STRNG	Compares the contents of two variables in the STRING format for not equal to.			

FC- Nr.	FC-Name	Description		
STRI	NG Variable Pro	ocessing		
21	LEN	Reads the length of a STRING variable.		
20	LEFT	Reads the first L characters of a STRING variable.		
32	RIGHT	Reads the last L characters of a STRING variable.		
26	MID	Reads the middle L characters of a STRING variable (starting at the defined character).		
2	CONCAT	Concatenates two STRING variables in one STRING variable.		
17	INSERT	Inserts a STRING variable into another STRING variable at a defined point.		
4	DELETE	Deletes L characters of a STRING variable.		
31	REPLACE	Replaces L characters of a STRING variable with a second STRING variable.		
11	FIND	Finds the position of the second STRING variable in the first STRING variable.		

FC No.	FC Name	Description				
Form	Format Conversions with STRING					
16	I_STRNG	Converts a variable from INTEGER format to STRING format.				
5	DI_STRNG	Converts a variable from INTEGER (32-bit) format to STRING format.				
30	R_STRNG	Converts a variable from REAL format to STRING format.				
38	STRNG_I	Converts a variable from STRING format to INTEGER format.				
37	STRNG_DI	Converts a variable from STRING format to INTEGER (32-bit) format.				
39	STRNG_R	Converts a variable from STRING format to REAL format.				
Num	ber Processing					
22	LIMIT	Limits a number to a defined limit value.				
25	MAX	Selects the largest of three numeric variables.				
27	MIN	Selects the smallest of three numeric variables.				
36	SEL	Selects one of two variables.				

System Status Sublist

SZL_ID	Sublist	Index (= ID of the individual records of the sublist)	Record Contents (Sublist Excerpt)
	CPU identification		
0111 _H	One record of the sublist	0001 _H	CPU type and version number
		0006 _H	Identification of the basic hardware
		0007 _H	Identification of the basic firmware
	CPU features		
0012 _H	All records of the sublist	0000 _H	STEP 7 processing
0112 _H	Only those records of a group of fea-	0100 _H	Time system in the CPU
	tures	0300 _H	STEP 7 operation set
0F12 _H	Header information only		
0013 _H	User memory areas	_	Work memory

SZL_ID	Sublist	Index (= ID of the individual records of the sublist)	Record Contents (Sublist Excerpt)
0014 _H	Operating system areas	_	Process image of the inputs (number in bytes)
			Process image of the outputs (number in bytes)
			Number of memory markers
			Number of timers
			Number of counters
			Size of the I/O address area
			Entire local data area of the CPU (in bytes)
	Block types		
0015 _H	All records of the sublist	_	OBs (number and size)
			DBs (number and size)
			SDBs (number and size)
			FCs (number and size)
			FBs (number and size)

SZL_ID	Sublist	Index (= ID of the individual records of the sublist)	Record Contents (Sublist Excerpt)
	State of module LEDs		_
0019 _H	Status of each LED		
0074 _H			
0174 _H		0001 _H	SF-LED
		0004 _H	RUN-LED
		0005 _H	STOP-LED
		0006 _H	FRCE-LED
		001B _H	BF1-LED
		001C _H	BF2-LED
		0014 _H	BF3-LED
		0015 _H	MAINT-LED
0F19 _H	Header information only		
0F74 _H			

SZL_ID	Sublist	Index (= ID of the individual records of the sublist)	Record Contents (Sublist Excerpt)
001C _H	All Records for the	_	Station name
	Component Identifications		Module name
			Module plant identification
			Copyright spezification
			Module serial number
			MMC serial number
			OEM identification
011C _H	Component-Identification	0001 _H ¹⁾	Station name
		0002 _H ¹⁾	Module name
		0003 _H ¹⁾	Module plant identification
		0004 _H ¹⁾	Copyright spezification
		0005 _H ¹⁾	Module serial number
		0008 _H 1)	MMC serial number
		000A _H 1)	OEM identification

¹⁾ as Firmware V2.2.0

SZL_ID	Sublist	Index (= ID of the individual records of the sublist)	Record Contents (Sublist Excerpt)
0132 _H	Communications status	0004 _H	CPU protection level, position of the key
	on the communications type specified		switch, version identification of the user
			program and configuration
		0005 _H	Diagnostic status data
		0006 _H	PBK state parameter (only CPU 317-2 PN/DP)
		0008 _H	Target system, correction factor,
			Run-time meter, Date/Time
		000B _H	Run-time meter (32 bits) 0 to 7
		000C _H	Run-time meter (32 bits) 8 to 15
	Interrupt status		
0222 _H	Record for the specified interrupt	OB number	_

SZL_ID	Sublist	Index (= ID of the individual records of the sublist)	Record Contents (Sublist Excerpt)
0232 _H	CPU Protection Level	0004 _H	CPU protection level and position of the key switch, version identification of the user program and hardware configuration
	Status information of module racks		
0092 _H	Expected status of the module rack in	0000 _H	Information about the status of the
	the central configuration		module rack in the central configuration
0292 _H	Actual status of module rack in		
	the central configuration		
0692 _H	OK status of the expansion devices		
	in the central configuration		

SZL_ID	Sublist	Index (= ID of the individual records of the sublist)	Record Contents (Sublist Excerpt)
	Status information of module racks		
0094 _H	Expected status of the module rack in	0000 _H	Information about the status of the module
	the central configuration		rack in the central configuration
0294 _H	Actual status of module rack in	0000 _H	
0694 _H	the central configuration Faulty status of the rack in a central configuration	0000 _H	
0794 _H	Faulty and/or maintenance status of the rack in a central configuration	0000 _H	
0F94 _H	Header information only		

SZL_ID	Sublist	Index (= ID of the individual records of the sublist)	Record Contents (Sublist Excerpt)
0591 _H	Module status information of all submodules of the host module		
0C91 _H	Module status information of a module in the central rack or con- nected to an integrated DP interface mo- dule	any logic address of a module	Features/parameters of the module plugged in
0D91 _H	Module status information of all modules in the specified rack (all CPUs)	0000 _H 0001 _H 0002 _H 0003 _H	Features/parameters of the module plugged in Rack 0 Rack 1 Rack 2 Rack 3

SZL_ID	Sublist	Index (= ID of the individual records of the sublist)	Record Contents (Sublist Excerpt)
	Diagnostic buffer	-	Event information
00A0 _H	All entered event information		The information in each case depends on
01A0 _H	The x latest information entries		the event
	Module diagnostics		
00B1 _H	Data record 0 of the module diagnostics information	Module starting address	Module-dependent diagnostics information
00B2 _H	Complete module-dependent record of the module diagnostics information	Module rack and slot number	
00B3 _H	Complete module-dependent record of the module diagnostics information	Module starting address	

PROFIBUS DP Sublists

SZL_ID	Sublist	Index (= ID of the individual records of the sublist)	Record Contents (Sublist Excerpt)
	Module status data in the CPU		
0591 _H ¹⁾	Module status information of all submodules		
0A91 _H	Status information of all DP subsystems and DP masters		
0C91 _H	Module status information of a module	any logic address of a module	Features/parameters of the module plugged in
	Module status information		
0D91 _H	In the station named (for CPU 315-2 DP)	xxyy _H	All modules of station <i>yy</i> in the DP subnet <i>xx</i>
			As DP slave: Status data for transfer memory areas

¹⁾ only CPUs with firmware as of V 2.3.0

SZL_ID	Sublist	Index (= ID of the individual records of the sublist)	Record Contents (Sublist Excerpt)
	Status information of module racks or stations in the DP network		
0092 _H	Target status of racks in central configura- tion or of stations in a subnet	0000 _H	Information on the state of the mounting rack in the central configuration
0292 _H	Actual status of racks in central configura- tion or of stations in a subnet	DP master system ID	Information of status of stations in subnet
0692 _H	OK status of expansion racks in central configuration or of stations in a subnet		
	Station status in a DP subnet		Status of the devices in a DP subnet
0094 _H ¹⁾	Expected status of the stations in a subnet	DP master system ID	
0294 _H ¹⁾	Current status of the stations	DP master system ID	
0694 _H ¹⁾	all faulty or non-existing stations	DP master system ID	
0F94 _H ¹⁾	only header information		

¹⁾ only CPUs with firmware as of V 2.3.0

SZL_ID	Sublist	Index (= ID of the individual records of the sublist)	Record Contents (Sublist Excerpt)
	Module status information for PROFI- BUS DP		
0C96 _H ¹⁾	Module status information of a submodule	any logic address of a module/submodule	Status of the devices in a PROFIBUS subnet
00B4 _H	Module diagnostics		
	All standard diagnostic data of a station (only with DP master)	Module start address (Diagnostic address)	Module-dependent diagnostic information

 $^{^{1)}}$ only CPUs with firmware as of V 2.3.0

S7 Communication Sublists and PROFINET Sublists

SZL_ID	Sublist	Index (= ID of the individual records of the sublist)	Record Contents (Sublist Excerpt)
	Module status information in PROFINET IO		
0591 _H	Module status information of all submodules		
0A91 _H	Module status information of all PN I/O subsystems		
0C91 _H	Module status information of a module	any logic address of a mo- dule/submodule ¹⁾	Module status data of inserted modules

When specifying logical output addresses the most significant bit (bit 15) must be set in the INDEX parameter (Example: Output address 10dez=>INDEX:=W#16#800A)

SZL_ID	Sublist	Index (= ID of the individual records of the sublist)	Record Contents (Sublist Excerpt)
	Module status information		
0D91 _H	in the specified station	Slot number of the PROFI- NET I/O Device Bit 15: is always = 1 Bit 11-14: PN I/O-Subsy- stem ID (Value range 100-115; where only 0 to 15 is specified) Bit 0-10: Station number of the PROFINET I/O De- vice	Module status information of all modules in the cor- responding PROFI- NET I/O Device

SZL_ID	Sublist	Index (= ID of the individual records of the sublist)	Record Contents (Sublist Excerpt)
	Station status in PROFINET IO		Status of the PROFINET
0094 _H	Expected status of the stations in a subnet	PN IO Subsystem number	devices in a PROFINET subnet
0294 _H	Current status of the stations	PN IO Subsystem number	
0694 _H	all faulty or non-existing stations	PN IO Subsystem number	
0794 _H	Faulty and/or maintenance status of the stations	PN IO Subsystem number	
0F94 _H	only header information		
	Module status information for PROFINET IO		Status of the PROFINET
0696 _H	Module status information of all configured sub- modules of a module	any logic address of a mo- dule/submodule	devices in a PROFINET- I/O subnet
0C96 _H	Module status information of a submodule	any logic address of a mo- dule/submodule	
0xB3 _H	Read diagnostic data record 1		

Alphabetical Index of Instructions

Instruction	Page	Instruction	Page
)	38	=	53
)MCR	109	==D	90
+	87	==l	89
+AR1	88	==R	91
+AR2	88	<=D	90
+D	81	<=l	89
+I	80	<=R	91
+R	82	<>D	90
-D	81	<>l	89
-1	80	<>R	91
–R	82	<d< td=""><td>90</td></d<>	90
*D	81	<	89
*	80	<r< td=""><td>91</td></r<>	91
*R	82	>=D	90
/D	81	>=l	89
/I	80	>=R	91
/R	82	>D	90

Instruction	Page	Instruction	Page
>l	89	CAD	95
>R	91	CALL	100
Α	31, 40, 47	CAW	95
A(37	CC	101
ABS	83	CD	58
ACOS	86	CDB	104
AD	45	CLR	54
AN	32, 41, 48	cos	86
AN(37	CU	58
ASIN	86	DEC	95
ATAN	86	DTB	97
AW	45	DTR	97
BE	102	EXP	85
BEC	102	FN	50
BEU	102	FP	49
BLD	96	FR	57, 59
BTD	97	INC	95
BTI	97	INVD	99

Instruction	Page	Instruction	Page
INVI	99	JUO	106
ITB	97	JZ	106
ITD	97	L	60, 61, 62, 63, 64, 65, 66, 67, 74, 75, 78, 79
JBI	105	LAR1	76
JC	104	LAR2	76
JCB	105	LD	67
JCN	104	LN	85
JL	108	LOOP	108
JM	106	MCR(109
JMZ	107	MCRA	109
JN	107	MCRD	109
JNB	105	MOD	81
JNBI	105	NEGD	99
JO	105	NEGI	99
JOS	106	NEGR	83
JP	106	NOP	96
JPZ	107	NOT	54
JU	104		

Instruction	Page	Instruction	Page
0	33, 39, 42, 47	S	51, 58
O(37	SA	57
OD	46	SAVE	55
ON	34, 42, 48	SD	56
ON(37	SE	56
OPN	101	SET	54
OW	45	SIN	86
POP	95	SLD	92
PUSH	95	SLW	92
R	52, 57, 58	SP	56
RLD	94	SQR	84
RLDA	94	SQRT	84
RND	98	SRD	92
RND+	98	SRW	92
RND-	98	SS	56
RRD	94	SSD	93
RRDA	94	SSI	93

Instruction	Page	Instruction	Page
Т	66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 78	UC	101
TAK	95	Х	35, 43, 47
TAN	86	X(37
TAR	77	XN	36, 44, 48
TAR1	77	XN(37
TAR2	77	XOD	46
TRUNC	98	XOW	45