
# Desenvolvimento de um Processador MIPS

- PC3


MATEUS VESPASIANO DE CASTRO 159505

### BANCO DE REGISTRADORES




```
Date: June 09, 2023
                                       BancodeRegistradores.v
                                                                                        Project: mips
       module BancodeRegistradores (
       input wire [4:0] ReadRegister1, ReadRegister2, WriteReg,
       input wire [31:0] WriteData,
input wire [3:0] Unit_Control_RegWrite,
       input clock, WriteEnable,
       output wire [31:0] ReadDataRD, ReadDataRS, ReadDataRT
       integer First_clock=1;
  11
12
13
       reg [31:0] registers [31:0];
  14
  15
16
       always @(posedge clock)
  17
          if (First_clock == 1)
  18
          begin
  19
              // Separo os 2 últimos registradores do banco para iniciá-los com valores padrão
             20
       banco com valor 127 para traço (-) no display
             registers[30] = 32'b00000000000000000000000001111110 // Valor 126 para display
  21
       apagado
             First_clock <= 2:</pre>
   22
  23
          end
  24
  25
          if (WriteEnable)
  26
          begin
  27
             registers[WriteReg] = WriteData; // Se a escrita no registrador estiver permitida
       pela UC, o dado será escrito no registrador
  28
                                                // que de endereço WriteRegRT
  29
30
          end
       end
  31
   32
       assign ReadDataRS = registers[ReadRegister1];
   33
       assign ReadDataRD = registers[WriteReg]; // O dado que escrevi no registrador do banco
       agora deve ser passado para RD
       assign ReadDataRT = registers[ReadRegister2];
  35
  36
  37
       endmodule.
  38
```

#### ESCRITA BANCO




#### LEITURA BANCO


ReadDataRD	B 000000000000000	000000000000000000000000000000000000000
> ReadDataRS	В 00000000000000	000000000000000000000000000000000000000
ReadDataRT	В 00000000000000	000000000000000000000000000000000000000
> ReadRegister1	U 30	30
> ReadRegister2	U 31	31
> Unit_Control_RegWrite	B 0000	0000
> WriteData	В 00000000000000	000000000000000000000000000000000000000
WriteEnable	В 0	
> WriteReg	B 00000	00000
in_ clock	ВО	




### UNIDADE LÓGICA E ARITMÉTICA




```
ULA.v
                                                                                                                         Project: mips
       module ULA (
       input[31:0] operand1, operand2,
input wire [3:0] Unit_Control_ALU,
       output wire [31:0] Output_Result,
       output wire zero,
       output wire Output_1bit
10
11
12
13
14
15
16
       reg[31:0] result;
       reg Reg_Zero;
       initial begin
           result_1bit <= 1'd0;
18
           result <= 32'd0;
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
40
       always @(operand1 or operand2 or Unit_Control_ALU) begin
               case (Unit_Control_ALU)
   4'b0000: result = operand1 & operand2; // AND
                   4'b0001: result = operand1 | operand2; // OR
4'b0010: result = operand1 + operand2; // ADD
4'b0011: result = operand1 - operand2; // SUB
                                     if (operand1 < operand2) begin // SLT
                                        result = 32'd1;
                                     else begin
                                        result = 32'd0;
                                end
                    4'b0101: begin
                                     if (operand1 > operand2) begin // SGT
                                         result = 32'd1;
42
43
44
45
46
47
48
49
50
51
52
53
54
55
60
61
62
63
                                     else begin
                                        result = 32'd0;
                                     end
                   4'b0110: begin
                                     if (operand1 >= operand2) begin // SGET
                                        result = 32'd1;
                                     else begin
                                         result = 32'd0:
                    4'b0111: begin
                                     if (operand1 <= operand2) begin // SLET</pre>
                                         result = 32'd1;
                                     else begin
                                        result = 32'd0;
64
65
66
                   4'b1000: result = operand1 * operand2; // MULT
4'b1001: result = operand1 / operand2; // DIV
4'b1010: result = ~(operand1 | operand2); // NOR
67
68
                    4'b1011: result = operand1 >> operand2; //SLL
                    4'b1100: result = operand1 << operand2; // SRL
69
70
71
72
73
74
75
               endcase
               if (Output_Result == 32'd0) begin
                    Reg\_Zero = 1'b1;
77
                    Reg\_Zero = 1'b0;
```



DIV




ADD



**SGET** 

```
⊟module UnidadedeProcessamento (
 input [4:0] RegisterRS, RegisterRT, RegisterRD,
input clk, RegWrite,
output zero,
output [31:0] auxOut
   wire [3:0] Unit_Control_ALU;
   wire [31:0] auxALUOut;
   wire auxZero;
   wire [31:0] RegisterDado1;
   wire [31:0] RegisterDado2;
   ULA Chamada1(.operand1(operand1), .operand2(operand2), .zero(zero), .Unit_Control_ALU(Unit_Control_ALU));
    BancodeRegistradores Chamada2(.clock(clock), .ReadRegister1(ReadRegister1),
    .ReadRegister2(ReadRegister2), .WriteReg(WriteReg), .WriteData(WriteData), .ReadDataRS(RegisterDado1),
    .ReadDataRT(RegisterDado2));
    assign auxOut = auxALUOut;
endmodule
```


### UNIDADE DE PROCESSAMENTO





## UNIDADE DE PROCESSAMENTO PLANEJAMENTO

nstruções	Opcode	rs		p.	shampt	funct	Operação Realizada	Formato		23 instrug	ões iguais a
32 bits	6 Bits	5 bits	5 bits	5 bits	5 bits	6 funct				34 instrug	ões no tota
[31 - 0]	[31 - 26]	[25 - 21]	[20 - 16]	[15 - 11]	[10 - 6]	[5 - 0]					
					erações Ai						
ADD	000000						RD <= RS + RT	R		ULA	
ADDI	000001						RD <= RS + IM17	1			
SUB	000000					000010	RD <= RS - RT	R		ULA	
SUBI	000010						RD <= RS - IM17	1			
DIV	000000					000011	RD ← RS / RT ou LO=RS/RT;HI=RS%RT	R		ULA	
MULT	000000						RD ← RS * RT ou {HI,LO}= RS* RT	R		ULA	
				C	perações						
AND	000000				لتحد بلاند ر		RD <= RS and RT	R		ULA	
ANDI	000011						RD <= RS and IM17	i			
OR	000000					000110	RD <= RS   RT	R		ULA	
ORI	000100						RT <= RS   ImZeroExt	1			
NOT	000000						RD <= NOT (RS)	R			
NOR	000000					000111	RD ← ~(RS   RT)	R		ULA	
NON	000000	_	_	Con		egistrador		IN.		ULH	
LW [ RD, ENDEREÇO ]	000101			Call I	regar no r	-Fian anni	RT ← Mem[ RS + ImSinExt ]				
LWI [ RD, IM22 ]	000101						RD <= Imediato	'			
LVVI [ KD, IIVIZZ ]	000110			C.	andar as a	nomáda	KD <= Imediato				
SW [RD, ENDEREÇO]	000111			91	iardar na i	nemona	Manuf DC + InsCinCot 1 / DT				
SW [ KD, ENDEREÇO ]	000111		_	_	Carlana		Mem[ RS + ImSinExt ] ← RT				
					Deslocan						
SLL	000000						RD ← RS << shamt	R		ULA	
SRL	000000						RD ← RS >> shamt	R		ULA	
				5	alto incon	dicional					
J [ RS ]	001000						PC=EndJump	J			
Л	001001						PC <= Imediato	I			
JR	000000					001010	PC ← RS	R			
JAL	001010						R[31]=PC+4;PC=EndJump	J			
JALR	000000						endereço; PC ← RS	R			
					Entrada /	Saída					
IN	01011						RT ← Imediato	1	Ver sobre	o siscall	
OUT	001100						saida ← RS	1			
					Salto cond	icional					
SLT	000000					001100	RD ← (RS < RT); 0 se falso; 1 se verdadeiro	R		ULA	
SLTI	001101						$RT \leftarrow (RS < ImSinExt); 0 se falso; 1 se verdadeiro$	1			
SLET	000000					001101	RD ← (RS <= RT); 0 se falso; 1 se verdadeiro	R		ULA	
SGT	000000					001110	RD ← (RS > RT); 0 se falso; 1 se verdadeiro	R		ULA	
SGET	000000					001111	RD ← (RS >= RT); 0 se falso; 1 se verdadeiro	R		ULA	
BEQ	001110						Se (RS == RT) PC=PC+4+EndBranch	1			
BNE	001111						Se (RS != RT) PC=PC+4+EndBranch	1			
					Transferi	encia					
Move [ RD, RS ]	010000						RD <= RS	R			
					Contro	ole					
Nop	010001						Nenhuma operação				
HALT	111111						Parar o processador	j			

## UNIDADE DE PROCESSAMENTO - PLANEJAMENTO









**BRANCH** 

#### TIPO R




TIPO I

JAL



LW



### UNIDADE DE CONTROLE

```
Date: June 30, 2023
                                                      UnidadedeControle.v
                                                                                                                     Project: mips
          module UnidadedeControle (
          input [6:0] Opcode,
         input Clock,
output [2:0] Aluop,
         output RegDst, MemRead, MemtoReg, MemWrite, ALUSrc,
         RegWrite, PCFunct, BEQ, BNE, ControlJump, Halt,
         EnableClock, JAL
              reg auxRegDst, auxMemRead, auxMemtoReg, auxMemWrite,
  11
12
13
14
15
16
17
18
19
20
21
              auxALUSrc, auxRegWrite, auxPCFunct, auxBEQ, auxBNE,
              auxControlJump, auxHalt, auxJAL;
              reg [2:0] auxAluOp;
              reg auxEnable;
              always @(*)
              begin
  22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
                 case(Opcode)
                        '000000: begin // Tipo R
                         auxRegWrite <= 1;</pre>
                         auxPCFunct <= 1;
auxAluOp <= 3'b000;</pre>
                         auxMemRead <= 0;</pre>
                         auxMemWrite <= 0;</pre>
                         auxMemtoReg <= 0;</pre>
                         auxALUSrc <= 0;
                         auxRegDst <= 0;</pre>
                         auxBEO <= 0:
                         auxBNE <= 0;
                         auxControlJump <= 0;</pre>
                         auxHalt <= 0;
                         auxJAL \ll 0;
  38
39
                      6'000001: begin //ADDI
                         auxRegWrite <= 1;</pre>
   40
  41
42
43
                         auxPCFunct <= 1;</pre>
                         auxAluop <= 3'b001;</pre>
                         auxMemRead <= 0;</pre>
  44
                         auxMemWrite <= 0;</pre>
                         auxMemtoReg <= 0;</pre>
  46
47
                         auxALUSrc <= 1;
auxRegDst <= 0;</pre>
  48
49
50
51
52
53
54
55
56
57
58
59
                         auxBEQ \ll 0:
                         auxBNE <= 0:
                         auxControlJump <= 0;</pre>
                         auxHalt <= 0;
                         auxJAL \ll 0;
                     6'000010: begin //SUBI
                         auxRegWrite <= 1;
                         auxPCFunct <= 1;
                         auxAluOp <= 3'b001;
                         auxMemRead <= 0;</pre>
                         auxMemWrite <= 0;</pre>
                         auxMemtoReg <= 0;</pre>
  60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
                         auxALUSrc <= 1;
auxRegDst <= 0;</pre>
                         auxBEQ \ll 0;
                         auxBNE <= 0;
                         auxControlJump <= 0;</pre>
                         auxHalt <= 0;
                         auxJAL \ll 0;
                     6'000011: begin //ANDI auxRegWrite <= 1;
                         auxPCFunct <= 1;</pre>
                         auxAluOp <= 3'b001;
                         auxMemRead <= 0;</pre>
                         auxMemWrite <= 0;</pre>
                         auxMemtoReg <= 0;</pre>
  76
77
                         auxALUSrc <= 1;
                         auxRegDst <= 0;</pre>
```

```
Date: June 30, 2023
                                                       UnidadedeControle.v
                                                                                                                      Project: mips
 232
233
234
235
236
237
238
239
240
241
                      6'010000: begin // Move
                          auxRegWrite <= 0;
                          auxPCFunct <= 1;
auxAluOp <= 3'b001;</pre>
                          auxMemRead <= 0;
                          auxMemWrite <= 1;</pre>
                          auxMemtoReg <= 0;</pre>
                          auxALUSrc <= 1;
                          auxReqDst <= 0;
  242
243
244
245
                          auxBEQ \ll 0;
                          auxBNE <= 0;
                          auxControlJump <= 0;</pre>
                          auxHalt <= 0;
  246
247
248
249
250
251
252
                          auxJAL \ll 0;
                       6'010001: begin // Nop
                         auxRegWrite <= 0;
auxPCFunct <= 1;
                          auxAluOp <= 3'b001;
                          auxMemRead <= 0;</pre>
  253
254
255
256
257
258
259
                          auxMemWrite <= 1;</pre>
                          auxMemtoReg <= 0;</pre>
                          auxALUSrc <= 1;
                          auxRegDst <= 0;</pre>
                         auxBEQ \ll 0;
                          auxBNE <= 0:
                          auxControlJump <= 0;</pre>
  260
                          auxHalt <= 0;
  261
262
263
264
265
266
267
268
                          auxJAL <= 0;
                      6'11111: begin // Halt auxRegWrite <= 0;
                          auxPCFunct <= 1;
auxAluOp <= 3'b001;</pre>
                          auxMemRead <= 0;
                          auxMemWrite <= 1;</pre>
 269
270
271
273
274
275
277
278
281
283
285
2886
289
293
293
293
296
                          auxMemtoReg <= 0;</pre>
                          auxALUSrc <= 1;
                          auxReqDst <= 0;</pre>
                          auxBEQ \ll 0;
                          auxBNE <= 0;
                          auxControlJump <= 0;</pre>
                          auxHalt <= 0;
                          auxJAL \ll 0;
                      end
              end
              assign RegDst = auxRegDst;
              assign MemRead = auxMemRead;
              assign MemtoReg = auxMemtoReg;
              assign MemWrite = auxMemWrite;
              assign ALUSrc = auxALUSrc;
              assign RegWrite = auxRegWrite;
              assign PCFunct = auxPCFunct;
              assign BEQ = auxBEQ;
              assign BNE = auxBNE;
              assign ControlJump = auxControlJump;
              assign Halt = auxHalt;
              assign EnableClock = auxEnable;
              assign JAL = auxJAL;
          endmodule
```

Page 1 of 4 Revision: mips Page 4 of 4 Revision: mips

### UNIDADE DE CONTROLE ULA

```
module UnidadedeControleULA (Funct, AluOp, ControleALU, JALR, JR);
            input [5:0] Funct;
           input [2:0] Aluop;
output [3:0] ControleALU;
           output JALR, JR;
           reg[3:0] RegControle;
           reg RegJALR, RegJR;
11
12
13
14
15
16
17
18
           always @(*)
           begin
               case (Aluop)
                   3'b000: begin
                        case (Funct)
                           6'b000001: begin // ADD
RegControle <= 4'b0010;
19
20
21
22
23
24
25
26
27
28
29
30
                                RegJALR <= 0:
                                RegJR \leftarrow 0;
                            6'b000010: begin // SUB
RegControle <= 4'b0011;
                                RegJALR \leq 0;
                                RegJR \ll 0;
                            6'b000011: begin // DIV
RegControle <= 4'b1001;
                                RegJALR <= 0;
                                RegJR \leftarrow 0;
31
32
33
                            6'b000100: begin // MULT
RegControle <= 4'b1000;
RegJALR \leftarrow 0;
                                RegJR \ll 0;
                            6'b000101: begin // AND
                                RegControle <= 4'b0000;
                                RegJALR \leftarrow 0;
                                RegJR \leftarrow 0;
                            6'b000110: begin // OR
                                RegControle <= 4'b0001;
                                RegJALR <= 0;
                                RegJR \leftarrow 0;
                            6'b000111: begin // NOT
RegControle = 4'b0000;
                            6'b000111: begin // NOR
RegControle <= 4'b1010;
                                RegJALR <= 0;
                                RegJR \leftarrow 0;
                            6'b001000: begin // SLL
RegControle <= 4'b1011;
                                RegJALR \ll 0;
                                RegJR \leq 0;
60
61
62
63
                            6'b001001: begin // SRL
                                RegControle <= 4'b1100;
                                RegJALR <= 0;
                                RegJR \leftarrow 0;
64
65
                            6'b001010: begin // JR
RegControle <= 4'b0010; // ADD ???
66
67
                                RegJALR \leq 0;
68
69
                                RegJR \ll 1;
                            6'b001011: begin // JALR
RegControle <= 4'b0000; // AND ???
70
71
72
73
74
75
76
77
                                RegJALR <= 1;
                                RegJR \ll 0;
                            6'b001100: begin // SLT
                                RegControle <= 4'b0100;
                                RegJALR \ll 0;
```

```
Date: June 30, 2023
                                               UnidadedeControleULA.v
                                                                                                            Project: mips
                              RegJR \ll 0;
                           6'b001101: begin // SLET
                               RegControle <= 4'b0111;
   81
   82
83
                               RegJALR \leftarrow 0;
                               RegJR \leftarrow 0;
                           end
                           6'b001110: begin // SGT
                               RegControle <= 4'b0101;
                               RegJALR \leftarrow 0;
   88
89
90
91
                              RegJR \ll 0;
                           end
                           6'b001111: begin // SGET
                               RegControle <= 4'b0110;
   92
                               RegJALR <= 0;
 93
94
95
96
97
98
99
100
101
                              RegJR \leftarrow 0;
                       endcase
                    3b'001: begin // SOMA
RegControle <= 4'b0010;
                       RegJALR \ll 0;
                       RegJR \leq 0;
 102
                    3b'010: begin // SUB
 103
                       RegControle <= 4'b0011;
 104
                       RegJALR \leftarrow 0;
 105
                       RegJR \leftarrow 0;
 106
                    3b'011: begin // AND
RegControle <= 4'b0010;
 107
 108
 109
                       RegJALR \ll 0;
 110
                       RegJR \leftarrow 0;
 111
                    3b'100: begin // OR
 113
                       RegControle <= 4'b0001;
 114
                        RegJALR <= 0;
                       RegJR \leftarrow 0;
 115
 116
 117
                    3b'101: begin // SLT
 118
                       RegControle <= 4'b0100;
 119
                       RegJALR <= 0;
 120
121
                       RegJR \leq 0;
 122
123
124
                endcase
 125
126
127
128
            assign ControleALU = RegControle;
            assign JALR = RegJALR;
            assign JR = RegJR;
 129
 130
         endmodule
 131
```

Page 2 of 2 Revision: mips

### PC (PROGRAM COUNTER)

```
module PC (clock, Instrucao, InstrucaoAux, Selecao);
   input wire clock, Selecao;
   input wire [9:0] InstrucaoAux; // Depende do tamanho do ADDR_WIDTH?
output wire [9:0] Instrucao;
reg [9:0] InstrucaoAtual;
   initial begin
      // Inicia o PC com zero
      InstrucaoAtual = 10'b0;
   end
   always @(posedge clock) begin
      if (Selecao == 1)
      begin
          InstrucaoAtual = InstrucaoAux;
      end
      else
      begin
          InstrucaoAtual = InstrucaoAtual + 10'd1;
      end
   end
   assign Instrucao = InstrucaoAtual;
endmodule
```

### MEMÓRIA DE DADOS (RAM)

```
module MemoriadeDadosRAM
#(parameter DATA_WIDTH=32, parameter ADDR_WIDTH=10)
  input [(DATA_WIDTH-1):0] data,
  input [(ADDR_WIDTH-1):0] addr,
  input we, re, clk,
  output [(DATA_WIDTH-1):0] q
  // Declare the RAM variable
  reg [DATA_WIDTH-1:0] ram[2**ADDR_WIDTH-1:0];
  // Variable to hold the registered read address
  reg [ADDR_WIDTH-1:0] addr_reg;
  always @ (posedge clk)
  begin
      // Write
      if (we)
         ram[addr] <= data;</pre>
      addr_reg <= addr;
  end
   // Continuous assignment implies read returns NEW data.
   // This is the natural behavior of the TriMatrix memory
  // blocks in Single Port mode.
   always @ (negedge clk)
  begin
     if (re)
         q = ram[addr_reg];
   end
```

## MEMÓRIA DE INSTRUÇÕES (ROM)

```
module MemoriaInstrucoesROM
#(parameter DATA_WIDTH=32, parameter ADDR_WIDTH=5)
   input [(ADDR_WIDTH-1):0] addr,
   input clk,
   output reg [(DATA_WIDTH-1):0] q
   // Declare the ROM variable
   reg [DATA_WIDTH-1:0] rom[2**ADDR_WIDTH-1:0];
   // Initialize the ROM with $readmemb. Put the memory contents
   // in the file single_port_rom_init.txt. Without this file,
   // this design will not compile.
   // See Verilog LRM 1364-2001 Section 17.2.8 for details on the
   // format of this file, or see the "Using $readmemb and $readmemh"
// template later in this section.
   initial
   begin
      $readmemb("single_port_rom_init.txt", rom);
   end
   always @ (posedge clk)
   begin
      q <= rom[addr];
   end
endmodule
```