


Desenvolvimento de um Processador MIPS - PC3

MATEUS VESPASIANO DE
CASTRO 159505

BANCO DE REGISTRADORES



Date: June 09, 2023

BancodeRegistradores.v


Project: mips

```


1  module BancodeRegistradores (
2
3  input wire [4:0] ReadRegister1, ReadRegister2, WriteReg,
4  input wire [31:0] WriteData,
5  input wire [3:0] Unit_Control_RegWrite,
6  input clock, WriteEnable,
7  output wire [31:0] ReadDataRD, ReadDataRS, ReadDataRT
8  );
9
10 integer First_clock=1;
11
12 reg [31:0] registers [31:0];
13
14
15 always @(posedge clock)
16 begin
17     if (First_clock == 1)
18     begin
19         // Separo os 2 últimos registradores do banco para iniciá-los com valores padrão
20         registers[31] = 32'b00000000000000000000000001111111; // Último registrador do
21         banco com valor 127 para traço (-) no display
22         registers[30] = 32'b00000000000000000000000001111110; // valor 126 para display
23         apagado
24         First_clock <= 2;
25     end
26
27     if (WriteEnable)
28     begin
29         registers[WriteReg] = WriteData; // Se a escrita no registrador estiver permitida
30         pela UC, o dado será escrito no registrador
31         // que de endereço WriteRegRT
32     end
33
34 assign ReadDataRS = registers[ReadRegister1];
35 assign ReadDataRD = registers[WriteReg]; // O dado que escrevi no registrador do banco
36 agora deve ser passado para RD
37 assign ReadDataRT = registers[ReadRegister2];
38
39 endmodule

```


ESCRITA BANCO



LEITURA BANCO



UNIDADE LÓGICA E ARITMÉTICA




Date: June 30, 2023


ULA.v

Project: mips


```
1  module ULA (
2
3  input[31:0] operand1, operand2,
4  input wire [3:0] Unit_Control_ALU,
5
6  output wire [31:0] Output_Result,
7  output wire zero,
8  output wire Output_1bit
9  );
10
11
12  reg[31:0] result;
13  reg Reg_Zero;
14
15
16  initial begin
17      result_1bit <= 1'd0;
18      result <= 32'd0;
19  end
20
21
22  always @(operand1 or operand2 or Unit_Control_ALU) begin
23
24      case (Unit_Control_ALU)
25          4'b0000: result = operand1 & operand2; // AND
26          4'b0001: result = operand1 | operand2; // OR
27          4'b0010: result = operand1 + operand2; // ADD
28          4'b0011: result = operand1 - operand2; // SUB
29          4'b0100: begin
30
31              if (operand1 < operand2) begin // SLT
32                  result = 32'd1;
33              end
34              else begin
35                  result = 32'd0;
36              end
37          end
38          4'b0101: begin
39
40              if (operand1 > operand2) begin // SGT
41                  result = 32'd1;
42              end
43              else begin
44                  result = 32'd0;
45              end
46          end
47          4'b0110: begin
48
49              if (operand1 >= operand2) begin // SGET
50                  result = 32'd1;
51              end
52              else begin
53                  result = 32'd0;
54              end
55          end
56          4'b0111: begin
57
58              if (operand1 <= operand2) begin // SLET
59                  result = 32'd1;
60              end
61              else begin
62                  result = 32'd0;
63              end
64          end
65          4'b1000: result = operand1 * operand2; // MULT
66          4'b1001: result = operand1 / operand2; // DIV
67          4'b1010: result = ~(operand1 | operand2); // NOR
68          4'b1011: result = operand1 >> operand2; // SRL
69          4'b1100: result = operand1 << operand2; // SRL
70
71      endcase
72
73      if (Output_Result == 32'd0) begin
74          Reg_Zero = 1'b1;
75      end
76      else begin
77          Reg_Zero = 1'b0;
```



DIV



ADD



SGET

UNIDADE DE PROCESSAMENTO

```

module UnidadedeProcessamento (
    input [4:0] RegisterRS, RegisterRT, RegisterRD,
    input clk, RegWrite,
    output zero,
    output [31:0] auxOut
);


    wire [3:0] Unit_Control_ALU;
    wire [31:0] auxALUOut;
    wire auxZero;
    wire [31:0] RegisterDado1;
    wire [31:0] RegisterDado2;

    ULA Chamada1(.operand1(operand1), .operand2(operand2), .zero(zero), .Unit_Control_ALU(Unit_Control_ALU));

    BancodeRegistradores Chamada2(.clock(clock), .ReadRegister1(ReadRegister1),
    .ReadRegister2(ReadRegister2), .WriteReg(WriteReg), .WriteData(WriteData), .ReadDataRS(RegisterDado1),
    .ReadDataRT(RegisterDado2));

    assign auxOut = auxALUOut;
endmodule


```




UNIDADE DE PROCESSAMENTO - PLANEJAMENTO


Instruções	Opcode	rs	rt	rd	shamt	funct	Operação Realizada	Formato		23 instruções iguais a	34 instruções no total
32 bits	6 Bits	5 bits	5 bits	5 bits	5 bits	6 funct					
[31 - 0]	[31 - 26]	[25 - 21]	[20 - 16]	[15 - 11]	[10 - 6]	[5 - 0]					
Operações Aritméticas											
ADD	000000					000001	$RD \leftarrow RS + RT$	R	ULA		
ADDI	000001						$RD \leftarrow RS + IM17$	I			
SUB	000000					000010	$RD \leftarrow RS - RT$	R	ULA		
SUBI	000010						$RD \leftarrow RS - IM17$	I			
DIV	000000					000011	$RD \leftarrow RS / RT$ ou $LO=RS/RT; HI=RS\%RT$	R	ULA		
MULT	000000					000100	$RD \leftarrow RS * RT$ ou $(HI, LO) = RS * RT$	R	ULA		
Operações Lógicas											
AND	000000					000101	$RD \leftarrow RS \text{ and } RT$	R	ULA		
ANDI	000011						$RD \leftarrow RS \text{ and } IM17$	I			
OR	000000					000110	$RD \leftarrow RS RT$	R	ULA		
ORI	000100						$RT \leftarrow RS ImZeroExt$	I			
NOT	000000						$RD \leftarrow \text{NOT } (RS)$	R			
NOR	000000					000111	$RD \leftarrow \sim(RS RT)$	R	ULA		
Carregar no registrador											
LW [RD, ENDEREÇO]	000101						$RT \leftarrow Mem[RS + ImSinExt]$	I			
LWI [RD, IM22]	000110						$RD \leftarrow Imediato$	I			
Guardar na memória											
SW [RD, ENDEREÇO]	000111						$Mem[RS + ImSinExt] \leftarrow RT$	I			
Deslocamento											
SLL	000000					001000	$RD \leftarrow RS \ll shamt$	R	ULA		
SRL	000000					001001	$RD \leftarrow RS \gg shamt$	R	ULA		
Salto Incondicional											
J [RS]	001000						$PC = EndJump$	J			
JL	001001						$PC \leftarrow Imediato$	I			
JR	000000					001010	$PC \leftarrow RS$	R			
JAL	001010						$R[31] = PC + 4; PC = EndJump$	J			
JALR	000000					001011	endereço; $PC \leftarrow RS$	R			
Entrada / Saída											
IN	01011						$RT \leftarrow Imediato$	I	Ver sobre o syscall		
OUT	001100						$saida \leftarrow RS$	I			
Salto condicional											
SLT	000000					001100	$RD \leftarrow (RS < RT); 0 \text{ se falso; } 1 \text{ se verdadeiro}$	R	ULA		
SLTI	001101						$RT \leftarrow (RS < ImSinExt); 0 \text{ se falso; } 1 \text{ se verdadeiro}$	I			
SLET	000000					001101	$RD \leftarrow (RS \leq RT); 0 \text{ se falso; } 1 \text{ se verdadeiro}$	R	ULA		
SGT	000000					001110	$RD \leftarrow (RS > RT); 0 \text{ se falso; } 1 \text{ se verdadeiro}$	R	ULA		
SGET	000000					001111	$RD \leftarrow (RS \geq RT); 0 \text{ se falso; } 1 \text{ se verdadeiro}$	R	ULA		
BEQ	001110						Se $(RS == RT)$ $PC = PC + 4 + EndBranch$	I			
BNE	001111						Se $(RS \neq RT)$ $PC = PC + 4 + EndBranch$	I			
Transferência											
Move [RD, RS]	010000						$RD \leftarrow RS$	R			
Controle											
Nop	010001						Nenhuma operação	I			
HALT	111111						Parar o processador	J			

UNIDADE DE PROCESSAMENTO - PLANEJAMENTO





JAL






BRANCH

TIPO R

TIPO I

LW



UNIDADE DE CONTROLE

10

```
Date: June 30, 2023                                UnidadedeControle.v                                Project: mips

1  module UnidadedeControle (
2      input [6:0] Opcode,
3      input clock,
4      output [2:0] AluOp,
5      output RegDst, MemRead, MemtoReg, MemWrite, ALUSrc,
6      RegWrite, PCFuncnt, BEQ, BNE, ControlJump, Halt,
7      EnableClock, JAL
8  );
9
10
11      reg auxRegDst, auxMemRead, auxMemtoReg, auxMemWrite,
12      auxALUSrc, auxRegWrite, auxPCFuncnt, auxBEQ, auxBNE,
13      auxControlJump, auxHalt, auxJAL;
14
15      reg [2:0] auxAluOp;
16
17      reg auxEnable;
18
19      always @(*)
20      begin
21          case(Opcode)
22              6'000000: begin // Tipo R
23                  auxRegWrite <= 1;
24                  auxPCFuncnt <= 1;
25                  auxAluOp <= 3'b000;
26                  auxMemRead <= 0;
27                  auxMemWrite <= 0;
28                  auxMemtoReg <= 0;
29                  auxALUSrc <= 0;
30                  auxRegDst <= 0;
31                  auxBEQ <= 0;
32                  auxBNE <= 0;
33                  auxControlJump <= 0;
34                  auxHalt <= 0;
35                  auxJAL <= 0;
36              end
37              6'000001: begin //ADDI
38                  auxRegWrite <= 1;
39                  auxPCFuncnt <= 1;
40                  auxAluOp <= 3'b001;
41                  auxMemRead <= 0;
42                  auxMemWrite <= 0;
43                  auxMemtoReg <= 0;
44                  auxALUSrc <= 1;
45                  auxRegDst <= 0;
46                  auxBEQ <= 0;
47                  auxBNE <= 0;
48                  auxControlJump <= 0;
49                  auxHalt <= 0;
50                  auxJAL <= 0;
51              end
52              6'000010: begin //SUBI
53                  auxRegWrite <= 1;
54                  auxPCFuncnt <= 1;
55                  auxAluOp <= 3'b001;
56                  auxMemRead <= 0;
57                  auxMemWrite <= 0;
58                  auxMemtoReg <= 0;
59                  auxALUSrc <= 1;
60                  auxRegDst <= 0;
61                  auxBEQ <= 0;
62                  auxBNE <= 0;
63                  auxControlJump <= 0;
64                  auxHalt <= 0;
65                  auxJAL <= 0;
66              end
67              6'000011: begin //ANDI
68                  auxRegWrite <= 1;
69                  auxPCFuncnt <= 1;
70                  auxAluOp <= 3'b001;
71                  auxMemRead <= 0;
72                  auxMemWrite <= 0;
73                  auxMemtoReg <= 0;
74                  auxALUSrc <= 1;
75                  auxRegDst <= 0;
76              end
77          end

```

```
Date: June 30, 2023                                UnidadedeControle.v                                Project: mips

232      end
233      6'010000: begin // Move
234          auxRegWrite <= 0;
235          auxPCFuncnt <= 1;
236          auxAluOp <= 3'b001;
237          auxMemRead <= 0;
238          auxMemWrite <= 1;
239          auxMemtoReg <= 0;
240          auxALUSrc <= 1;
241          auxRegDst <= 0;
242          auxBEQ <= 0;
243          auxBNE <= 0;
244          auxControlJump <= 0;
245          auxHalt <= 0;
246          auxJAL <= 0;
247      end
248      6'010001: begin // Nop
249          auxRegWrite <= 0;
250          auxPCFuncnt <= 1;
251          auxAluOp <= 3'b001;
252          auxMemRead <= 0;
253          auxMemWrite <= 1;
254          auxMemtoReg <= 0;
255          auxALUSrc <= 1;
256          auxRegDst <= 0;
257          auxBEQ <= 0;
258          auxBNE <= 0;
259          auxControlJump <= 0;
260          auxHalt <= 0;
261          auxJAL <= 0;
262      end
263      6'111111: begin // Halt
264          auxRegWrite <= 0;
265          auxPCFuncnt <= 1;
266          auxAluOp <= 3'b001;
267          auxMemRead <= 0;
268          auxMemWrite <= 1;
269          auxMemtoReg <= 0;
270          auxALUSrc <= 1;
271          auxRegDst <= 0;
272          auxBEQ <= 0;
273          auxBNE <= 0;
274          auxControlJump <= 0;
275          auxHalt <= 0;
276          auxJAL <= 0;
277      end
278      end
279
280      assign RegDst = auxRegDst;
281      assign MemRead = auxMemRead;
282      assign MemtoReg = auxMemtoReg;
283      assign MemWrite = auxMemWrite;
284      assign ALUSrc = auxALUSrc;
285      assign RegWrite = auxRegWrite;
286      assign PCFuncnt = auxPCFuncnt;
287      assign BEQ = auxBEQ;
288      assign BNE = auxBNE;
289      assign ControlJump = auxControlJump;
290      assign Halt = auxHalt;
291      assign EnableClock = auxEnable;
292      assign JAL = auxJAL;
293
294
295      endmodule
296

```


UNIDADE DE CONTROLE ULA

11

```
1 module UnidadedeControleULA (Funct, AluOp, ControleALU, JALR, JR);
2
3
4   input [5:0] Funct;
5   input [2:0] AluOp;
6   output [3:0] ControleALU;
7   output JALR, JR;
8
9   reg[3:0] RegControle;
10  reg RegJALR, RegJR;
11
12  always @(*)
13  begin
14      case (AluOp)
15      3'b000: begin
16          case (Funct)
17          6'b000001: begin // ADD
18              RegControle <= 4'b0010;
19              RegJALR <= 0;
20              RegJR <= 0;
21          end
22          6'b000010: begin // SUB
23              RegControle <= 4'b0011;
24              RegJALR <= 0;
25              RegJR <= 0;
26          end
27          6'b000011: begin // DIV
28              RegControle <= 4'b1001;
29              RegJALR <= 0;
30              RegJR <= 0;
31          end
32          6'b000100: begin // MULT
33              RegControle <= 4'b1000;
34              RegJALR <= 0;
35              RegJR <= 0;
36          end
37          6'b000101: begin // AND
38              RegControle <= 4'b0000;
39              RegJALR <= 0;
40              RegJR <= 0;
41          end
42          6'b000110: begin // OR
43              RegControle <= 4'b0001;
44              RegJALR <= 0;
45              RegJR <= 0;
46          end
47          6'b000111: begin // NOT
48              RegControle <= 4'b0000;
49          end
50          6'b000111: begin // NOR
51              RegControle <= 4'b1010;
52              RegJALR <= 0;
53              RegJR <= 0;
54          end
55          6'b001000: begin // SLL
56              RegControle <= 4'b1011;
57              RegJALR <= 0;
58              RegJR <= 0;
59          end
60          6'b001001: begin // SRL
61              RegControle <= 4'b1100;
62              RegJALR <= 0;
63              RegJR <= 0;
64          end
65          6'b001010: begin // JR
66              RegControle <= 4'b0010; // ADD ???
67              RegJALR <= 0;
68              RegJR <= 1;
69          end
70          6'b001011: begin // JALR
71              RegControle <= 4'b0000; // AND ???
72              RegJALR <= 1;
73              RegJR <= 0;
74          end
75          6'b001100: begin // SLT
76              RegControle <= 4'b0100;
77              RegJALR <= 0;
```

Date: June 30, 2023

UnidadedeControleULA.v

Project: mips

```
78         RegJR <= 0;
79     end
80     6'b001101: begin // SLET
81         RegControle <= 4'b0111;
82         RegJALR <= 0;
83         RegJR <= 0;
84     end
85     6'b001110: begin // SGT
86         RegControle <= 4'b0101;
87         RegJALR <= 0;
88         RegJR <= 0;
89     end
90     6'b001111: begin // SGET
91         RegControle <= 4'b0110;
92         RegJALR <= 0;
93         RegJR <= 0;
94     end
95 endcase
96 end
97 3b'001: begin // SOMA
98     RegControle <= 4'b0010;
99     RegJALR <= 0;
100     RegJR <= 0;
101 end
102 3b'010: begin // SUB
103     RegControle <= 4'b0011;
104     RegJALR <= 0;
105     RegJR <= 0;
106 end
107 3b'011: begin // AND
108     RegControle <= 4'b0010;
109     RegJALR <= 0;
110     RegJR <= 0;
111 end
112 3b'100: begin // OR
113     RegControle <= 4'b0001;
114     RegJALR <= 0;
115     RegJR <= 0;
116 end
117 3b'101: begin // SLT
118     RegControle <= 4'b0100;
119     RegJALR <= 0;
120     RegJR <= 0;
121 end
122 endcase
123 end
124
125 assign ControleALU = RegControle;
126 assign JALR = RegJALR;
127 assign JR = RegJR;
128
129
130 endmodule
131
```

PC (PROGRAM COUNTER)

```
module PC (clock, Instrucao, InstrucaoAux, Selecao);

    input wire clock, Selecao;
    input wire [9:0] InstrucaoAux; // Depende do tamanho do ADDR_WIDTH?
    output wire [9:0] Instrucao;
    reg [9:0] InstrucaoAtual;

    initial begin
        // Inicia o PC com zero
        InstrucaoAtual = 10'b0;
    end

    always @(posedge clock) begin
        if (Selecao == 1)
            begin
                InstrucaoAtual = InstrucaoAux;
            end
        else
            begin
                InstrucaoAtual = InstrucaoAtual + 10'd1;
            end
    end

    assign Instrucao = InstrucaoAtual;
endmodule
```


MEMÓRIA DE DADOS (RAM)

```
module MemoriadeDadosRAM
#(parameter DATA_WIDTH=32, parameter ADDR_WIDTH=10)
(
    input [(DATA_WIDTH-1):0] data,
    input [(ADDR_WIDTH-1):0] addr,
    input we, re, clk,
    output [(DATA_WIDTH-1):0] q
);

// Declare the RAM variable
reg [DATA_WIDTH-1:0] ram[2**ADDR_WIDTH-1:0];

// Variable to hold the registered read address
reg [ADDR_WIDTH-1:0] addr_reg;

always @ (posedge clk)
begin
    // Write
    if (we)
        ram[addr] <= data;

    addr_reg <= addr;
end

// Continuous assignment implies read returns NEW data.
// This is the natural behavior of the TriMatrix memory
// blocks in Single Port mode.
always @ (negedge clk)
begin
    if (re)
        q = ram[addr_reg];
end

endmodule
```

MEMÓRIA DE INSTRUÇÕES (ROM)

```
module MemoriaInstrucoesROM
#(parameter DATA_WIDTH=32, parameter ADDR_WIDTH=5)
(
    input [(ADDR_WIDTH-1):0] addr,
    input clk,
    output reg [(DATA_WIDTH-1):0] q
);

    // Declare the ROM variable
    reg [DATA_WIDTH-1:0] rom[2**ADDR_WIDTH-1:0];

    // Initialize the ROM with $readmemb. Put the memory contents
    // in the file single_port_rom_init.txt. Without this file,
    // this design will not compile.

    // See Verilog LRM 1364-2001 Section 17.2.8 for details on the
    // format of this file, or see the "Using $readmemb and $readmemh"
    // template later in this section.

    initial
    begin
        $readmemb("single_port_rom_init.txt", rom);
    end

    always @ (posedge clk)
    begin
        q <= rom[addr];
    end

endmodule
```