39

```
module BancodeRegistradores (
    input wire [4:0] ReadRegister1, ReadRegister2, WriteReg,
input wire [31:0] WriteData,
input wire [3:0] Unit_Control_RegWrite,
3
4
5
6
7
    input clock, WriteEnable,
output wire [31:0] ReadDataRD, ReadDataRT
8
9
10
     integer First_clock=1;
11
12
     reg [31:0] registers [31:0];
\overline{13}
14
15
     always @(posedge clock)
16
     begin
17
        if (First_clock == 1)
18
        begin
    19
20
           21
     apagado
22
23
24
25
26
27
           First_clock <= 2;
        end
        if (WriteEnable)
       begin
           registers[WriteReg] = WriteData; // Se a escrita no registrador estiver permitida
     pela UC, o dado será escrito no registrador
28
29
30
31
32
                                             // que de endereço WriteRegRT
        end
     end
     assign ReadDataRS = registers[ReadRegister1];
33
    assign ReadDataRD = registers[WriteReg]; // O dado que escrevi no registrador do banco
     agora deve ser passado para RD
34
35
36
     assign ReadDataRT = registers[ReadRegister2];
37
    endmodule
38
```