```
module ULA (
 2
       input[31:0] operand1, operand2,
       input wire [3:0] Unit_Control_ALU,
 5
 6
7
       output wire [31:0] Output_Result,
       output wire zero,
 8
       output wire Output_1bit
 9
10
11
12
       reg[31:0] result;
13
       reg Reg_Zero;
14
15
16
       initial begin
17
18
           result_Ĭbit <= 1'd0;
result <= 32'd0;
19
20
21
22
23
24
25
26
27
28
29
31
33
33
40
41
42
43
       always @(operand1 or operand2 or Unit_Control_ALU) begin
               case (Unit_Control_ALU)
                    4'b0000: result = operand1 & operand2; // AND
                    4'b0001: result = operand1 | operand2; // OR
                   4'b0010: result = operand1 + operand2; // ADD
                   4'b0011: result = operand1 - operand2; // SUB 4'b0100: begin
                                    if (operand1 < operand2) begin // SLT
    result = 32'd1;</pre>
                                     end
                                     else begin
                                         result = 32'd0;
                                     end
                                end
                   4'b0101: begin
                                    if (operand1 > operand2) begin // SGT
    result = 32'd1;
                                     else begin
44
                                         result = 32'd0;
45
46
                                end
                   4'b0110: begin
47
49
50
51
53
54
55
57
59
                                     if (operand1 >= operand2) begin // SGET
                                         result = 32'd1;
                                     end
                                     else begin
                                         result = 32'd0;
                                     end
                                end
                    4'b0111: begin
                                     if (operand1 <= operand2) begin // SLET</pre>
                                         result = 32'd1:
60
                                     end
61
                                     else begin
62
                                         result = 32'd0;
63
                                    end
64
                                end
                   4'b1000: result = operand1 * operand2; // MULT
4'b1001: result = operand1 / operand2; // DIV
4'b1010: result = ~(operand1 | operand2); // NOR
4'b1011: result = operand1 >> operand2; //SLL
4'b1100: result = operand1 << operand2; // SRL
65
66
67
68
69
70
71
72
73
74
75
               endcase
               if (Output_Result == 32'd0) begin
                   Reg\_Zero = 1'b1;
               end
76
               else begin
                   Reg\_Zero = 1'b0;
```

```
78 end
79
80 end
81
82 assign Output_Result = result;
83 assign zero = Reg_Zero;
84
85 endmodule
86
87
```