

```
1  module UnidadedeControle (
2  input [6:0] Opcode,
3  input Clock,
4  output [2:0] ALuOp,
5  output RegDst, MemRead, MemtoReg, MemWrite, ALUSrc,
6  RegWrite, PCFunc, BEQ, BNE, ControlJump, Halt,
7  EnableClock, JAL
8  );
9
10
11  reg auxRegDst, auxMemRead, auxMemtoReg, auxMemWrite,
12  auxALUSrc, auxRegWrite, auxPCFunc, auxBEQ, auxBNE,
13  auxControlJump, auxHalt, auxJAL;
14
15  reg [2:0] auxAluOp;
16
17  reg auxEnable;
18
19  always @(*)
20
21  begin
22
23      case(Opcode)
24          6'000000: begin // Tipo R
25              auxRegWrite <= 1;
26              auxPCFunc <= 1;
27              auxAluOp <= 3'b000;
28              auxMemRead <= 0;
29              auxMemWrite <= 0;
30              auxMemtoReg <= 0;
31              auxALUSrc <= 0;
32              auxRegDst <= 0;
33              auxBEQ <= 0;
34              auxBNE <= 0;
35              auxControlJump <= 0;
36              auxHalt <= 0;
37              auxJAL <= 0;
38          end
39          6'000001: begin //ADDI
40              auxRegWrite <= 1;
41              auxPCFunc <= 1;
42              auxAluOp <= 3'b001;
43              auxMemRead <= 0;
44              auxMemWrite <= 0;
45              auxMemtoReg <= 0;
46              auxALUSrc <= 1;
47              auxRegDst <= 0;
48              auxBEQ <= 0;
49              auxBNE <= 0;
50              auxControlJump <= 0;
51              auxHalt <= 0;
52              auxJAL <= 0;
53          end
54          6'000010: begin //SUBI
55              auxRegWrite <= 1;
56              auxPCFunc <= 1;
57              auxAluOp <= 3'b001;
58              auxMemRead <= 0;
59              auxMemWrite <= 0;
60              auxMemtoReg <= 0;
61              auxALUSrc <= 1;
62              auxRegDst <= 0;
63              auxBEQ <= 0;
64              auxBNE <= 0;
65              auxControlJump <= 0;
66              auxHalt <= 0;
67              auxJAL <= 0;
68          end
69          6'000011: begin //ANDI
70              auxRegWrite <= 1;
71              auxPCFunc <= 1;
72              auxAluOp <= 3'b001;
73              auxMemRead <= 0;
74              auxMemWrite <= 0;
75              auxMemtoReg <= 0;
76              auxALUSrc <= 1;
77              auxRegDst <= 0;
```

```

78         auxBEQ <= 0;
79         auxBNE <= 0;
80         auxControlJump <= 0;
81         auxHalt <= 0;
82         auxJAL <= 0;
83     end
84     6'000100: begin //ORI
85         auxRegWrite <= 1;
86         auxPCFunc <= 1;
87         auxAluOp <= 3'b001;
88         auxMemRead <= 0;
89         auxMemWrite <= 0;
90         auxMemtoReg <= 0;
91         auxALUSrc <= 1;
92         auxRegDst <= 0;
93         auxBEQ <= 0;
94         auxBNE <= 0;
95         auxControlJump <= 0;
96         auxHalt <= 0;
97         auxJAL <= 0;
98     end
99     6'000101: begin //LW
100         auxRegWrite <= 1;
101         auxPCFunc <= 1;
102         auxAluOp <= 3'b001;
103         auxMemRead <= 1;
104         auxMemWrite <= 0;
105         auxMemtoReg <= 1;
106         auxALUSrc <= 1;
107         auxRegDst <= 0;
108         auxBEQ <= 0;
109         auxBNE <= 0;
110         auxControlJump <= 0;
111         auxHalt <= 0;
112         auxJAL <= 0;
113     end
114     6'000110: begin // LWI          !!!!! VER
115         auxRegWrite <= 1;
116         auxPCFunc <= 1;
117         auxAluOp <= 3'b001;
118         auxMemRead <= 1;
119         auxMemWrite <= 0;
120         auxMemtoReg <= 1;
121         auxALUSrc <= 1;
122         auxRegDst <= 0;
123         auxBEQ <= 0;
124         auxBNE <= 0;
125         auxControlJump <= 0;
126         auxHalt <= 0;
127         auxJAL <= 0;
128     end
129     6'000111: begin // SW
130         auxRegWrite <= 0;
131         auxPCFunc <= 1;
132         auxAluOp <= 3'b001;
133         auxMemRead <= 0;
134         auxMemWrite <= 1;
135         auxMemtoReg <= 0;
136         auxALUSrc <= 1;
137         auxRegDst <= 0;
138         auxBEQ <= 0;
139         auxBNE <= 0;
140         auxControlJump <= 0;
141         auxHalt <= 0;
142         auxJAL <= 0;
143     end
144     6'001000: begin // J
145         auxRegWrite <= 0;
146         auxPCFunc <= 1;
147         // auxAluOp <= 3'b001; // ???
148         auxMemRead <= 0;
149         auxMemWrite <= 0;
150         auxMemtoReg <= 0;
151         auxALUSrc <= 0;
152         auxRegDst <= 0;
153         auxBEQ <= 0;
154         auxBNE <= 0;

```

```

155     auxControlJump <= 1;
156     auxHalt <= 0;
157     auxJAL <= 0;
158 end
159     auxRegWrite <= 0;
160     auxPCFunct <= 1;
161 //     auxAluOp <= 3'b001; // ???
162     auxMemRead <= 0;
163     auxMemWrite <= 0;
164     auxMemtoReg <= 0;
165     auxALUSrc <= 0;
166     auxRegDst <= 0;
167     auxBEQ <= 0;
168     auxBNE <= 0;
169     auxControlJump <= 1;
170     auxHalt <= 0;
171     auxJAL <= 0;
172 end
173 6'001010: begin // JAL
174     auxRegWrite <= 0;
175     auxPCFunct <= 1;
176 //     auxAluOp <= 3'b001; // ???
177     auxMemRead <= 0;
178     auxMemWrite <= 0;
179     auxMemtoReg <= 0;
180     auxALUSrc <= 0;
181     auxRegDst <= 1;
182     auxBEQ <= 0;
183     auxBNE <= 0;
184     auxControlJump <= 1;
185     auxHalt <= 0;
186     auxJAL <= 0;
187 end
188 6'001101: begin // SLTI
189     auxRegWrite <= 0;
190     auxPCFunct <= 1;
191     auxAluOp <= 3'b001;
192     auxMemRead <= 0;
193     auxMemWrite <= 1;
194     auxMemtoReg <= 0;
195     auxALUSrc <= 1;
196     auxRegDst <= 0;
197     auxBEQ <= 0;
198     auxBNE <= 0;
199     auxControlJump <= 0;
200     auxHalt <= 0;
201     auxJAL <= 0;
202 end
203 6'001110: begin // BEQ
204     auxRegWrite <= 0;
205     auxPCFunct <= 1;
206     auxAluOp <= 3'b001;
207     auxMemRead <= 0;
208     auxMemWrite <= 1;
209     auxMemtoReg <= 0;
210     auxALUSrc <= 1;
211     auxRegDst <= 0;
212     auxBEQ <= 0;
213     auxBNE <= 0;
214     auxControlJump <= 0;
215     auxHalt <= 0;
216     auxJAL <= 0;
217 end
218 6'001111: begin // BNE
219     auxRegWrite <= 0;
220     auxPCFunct <= 1;
221     auxAluOp <= 3'b001;
222     auxMemRead <= 0;
223     auxMemWrite <= 1;
224     auxMemtoReg <= 0;
225     auxALUSrc <= 1;
226     auxRegDst <= 0;
227     auxBEQ <= 0;
228     auxBNE <= 0;
229     auxControlJump <= 0;
230     auxHalt <= 0;
231     auxJAL <= 0;

```

```

232     end
233     6'010000: begin // Move
234         auxRegWrite <= 0;
235         auxPCFunct <= 1;
236         auxAluOp <= 3'b001;
237         auxMemRead <= 0;
238         auxMemWrite <= 1;
239         auxMemtoReg <= 0;
240         auxALUSrc <= 1;
241         auxRegDst <= 0;
242         auxBEQ <= 0;
243         auxBNE <= 0;
244         auxControlJump <= 0;
245         auxHalt <= 0;
246         auxJAL <= 0;
247     end
248     6'010001: begin // Nop
249         auxRegWrite <= 0;
250         auxPCFunct <= 1;
251         auxAluOp <= 3'b001;
252         auxMemRead <= 0;
253         auxMemWrite <= 1;
254         auxMemtoReg <= 0;
255         auxALUSrc <= 1;
256         auxRegDst <= 0;
257         auxBEQ <= 0;
258         auxBNE <= 0;
259         auxControlJump <= 0;
260         auxHalt <= 0;
261         auxJAL <= 0;
262     end
263     6'111111: begin // Halt
264         auxRegWrite <= 0;
265         auxPCFunct <= 1;
266         auxAluOp <= 3'b001;
267         auxMemRead <= 0;
268         auxMemWrite <= 1;
269         auxMemtoReg <= 0;
270         auxALUSrc <= 1;
271         auxRegDst <= 0;
272         auxBEQ <= 0;
273         auxBNE <= 0;
274         auxControlJump <= 0;
275         auxHalt <= 0;
276         auxJAL <= 0;
277     end
278 end
279
280 assign RegDst = auxRegDst;
281 assign MemRead = auxMemRead;
282 assign MemtoReg = auxMemtoReg;
283 assign MemWrite = auxMemWrite;
284 assign ALUSrc = auxALUSrc;
285 assign RegWrite = auxRegWrite;
286 assign PCFunct = auxPCFunct;
287 assign BEQ = auxBEQ;
288 assign BNE = auxBNE;
289 assign ControlJump = auxControlJump;
290 assign Halt = auxHalt;
291 assign EnableClock = auxEnable;
292 assign JAL = auxJAL;
293
294
295 endmodule
296

```