```
module UnidadedeControle (
       input [6:0] Opcode,
input Clock,
       output [2:0] AluOp,
 5
       output RegDst, MemRead, MemtoReg, MemWrite, ALUSrc,
 6
7
       RegWrite, PCFunct, BEQ, BNE, ControlJump, Halt,
       EnableClock, JAL
 8
 9
10
11
           reg auxRegDst, auxMemRead, auxMemtoReg, auxMemWrite,
           auxALUSrc, auxRegWrite, auxPCFunct, auxBEQ, auxBNE,
auxControlJump, auxHalt, auxJAL;
12
13
14
15
           reg [2:0] auxAluOp;
16
17
           reg auxEnable;
18
19
           always @(*)
20
21
22
23
24
25
26
27
28
29
31
33
33
33
33
33
33
33
33
33
33
33
33
           begin
               case(Opcode)
                   6'000000: begin // Tipo R
    auxRegWrite <= 1;</pre>
                        auxPCFunct <= 1;</pre>
                        auxAluOp <= 3'b000;
                        auxMemRead <= 0;</pre>
                        auxMemWrite <= 0</pre>
                        auxMemtoReg <= 0;</pre>
                        auxALUSrc <= 0;</pre>
                        auxRegDst <= 0;
                       auxBEQ <= 0;
auxBNE <= 0;</pre>
                       auxControlJump <= 0;</pre>
                       auxHalt <= 0;
                        auxJAL \leftarrow 0;
                   end
                    6'000001: begin //ADDI
40
                        auxRegWrite <= 1;</pre>
41
                        auxPCFunct <= 1;
                        auxAluOp <= 3'b001;
42
43
                        auxMemRead <= 0;</pre>
44
                        auxMemWrite <= 0;</pre>
45
                        auxMemtoReg <= 0;</pre>
46
                       auxALUSrc <= 1;</pre>
47
                        auxRegDst <= 0;</pre>
48
                        auxBEQ \ll 0;
49
50
51
52
53
54
55
56
57
                        auxBNE \leftarrow 0;
                        auxControlJump <= 0;</pre>
                        auxHalt <= 0;
                        auxJAL \ll 0;
                    6'000010: begin //SUBI
                        auxRegWrite <= 1;</pre>
                        auxPCFunct <= 1;
auxAluOp <= 3'b001;</pre>
58
                        auxMemRead <= 0;</pre>
59
                        auxMemWrite <= 0;</pre>
60
                        auxMemtoReg <= 0;</pre>
61
                        auxALUSrc <= 1;
62
                        auxRegDst <= 0;</pre>
63
                        auxBEQ \ll 0;
64
                        auxBNE \leftarrow 0;
65
                        auxControlJump <= 0;
66
                        auxHalt <= 0;
67
                        auxJAL \ll 0;
68
                   end
                    6'000011: begin //ANDI
69
70
71
72
73
74
75
                        auxRegWrite <= 1;</pre>
                        auxPCFunct <= 1;
auxAluOp <= 3'b001;</pre>
                        auxMemRead <= 0;</pre>
                        auxMemWrite <= 0;
                        auxMemtoReg <= 0;</pre>
76
77
                        auxALUSrc <= 1;
                        auxRegDst <= 0;</pre>
```

Date: June 30, 2023

```
auxBEQ <= 0;
auxBNE <= 0;</pre>
 79
 80
                        auxControlJump <= 0;</pre>
 81
                        auxHalt <= 0;
 82
                        auxJAL \ll 0;
 83
                    end
 84
                    6'000100: begin //ORI
 85
                        auxRegWrite <= 1;</pre>
 86
                        auxPCFunct <= 1;
                        auxAluOp <= 3'b001;
 87
 88
                        auxMemRead <= 0;</pre>
 89
                        auxMemWrite <= 0;</pre>
 90
                       auxMemtoReg <= 0;
auxALUSrc <= 1;</pre>
 91
 92
                        auxRegDst <= 0;</pre>
 93
                        auxBEQ \ll 0;
 94
                        auxBNE \leftarrow 0;
 95
                        auxControlJump <= 0;</pre>
 96
                        auxHalt <= 0;
                       auxJAL \ll 0;
 97
 98
                    end
                    6'000101: begin //LW
 99
100
                        auxRegWrite <= 1;</pre>
                       auxPCFunct <= 1;
auxAluOp <= 3'b001;</pre>
101
102
                        auxMemRead <= 1;</pre>
103
104
                        auxMemWrite <= 0;</pre>
105
                        auxMemtoReg <= 1;</pre>
106
                        auxALUSrc <= 1;
                        auxRegDst <= 0;
107
108
                        auxBEQ \ll 0;
109
                        auxBNE \leftarrow 0;
110
                        auxControlJump <= 0;</pre>
111
                        auxHalt <= 0;
112
                        auxJAL \ll 0;
113
                    end
114
                    6'000110: begin // LWI
                                                         !!!!! VER
115
                        auxRegWrite <= 1;</pre>
                       auxPCFunct <= 1;
auxAluOp <= 3'b001;</pre>
116
117
118
                        auxMemRead <= 1;</pre>
119
                        auxMemWrite <= 0;
120
                        auxMemtoReg <= 1;
121
                        auxALUSrc <= 1;
                       auxRegDst <= 0;
auxBEQ <= 0;</pre>
122
123
                       auxBNE <= 0;
124
125
                        auxControlJump <= 0;</pre>
126
                        auxHalt <= 0;
127
                        auxJAL \ll 0;
128
                    end
129
                    6'000111: begin // SW
                        auxRegWrite <= 0;</pre>
130
131
                        auxPCFunct <= 1;
                        auxAluOp <= 3'b001;</pre>
132
                        auxMemRead <= 0;
134
                        auxMemWrite <= 1
                        auxMemtoReg <= 0;</pre>
135
                        auxALUSrc <= 1;
136
137
                        auxRegDst <= 0;
                       auxBEQ <= 0;
auxBNE <= 0;</pre>
138
139
140
                        auxControlJump <= 0;</pre>
141
                        auxHalt <= 0;
142
                        auxJAL \ll 0;
143
                    6'001000: begin //
144
                        auxRegWrite <= 0;</pre>
145
                        auxPCFunct <= 1;</pre>
146
                        auxAluOp <= 3'b001; // ???
       //
147
148
                        auxMemRead <= 0;</pre>
149
                        auxMemWrite <= 0;</pre>
150
                        auxMemtoReg <= 0;
151
                        auxALUSrc <= 0;
152
                        auxRegDst <= 0;</pre>
                        auxBEQ \ll 0;
153
154
                        auxBNE \leftarrow 0;
```

```
auxControlJump <= 1;</pre>
156
                         auxHalt <= 0;
157
                         auxJAL \leftarrow 0;
158
159
                         auxRegWrite <= 0;</pre>
160
                         auxPCFunct <= 1;
auxAluOp <= 3'b001; // ???</pre>
161
        //
                         auxMemRead <= 0;</pre>
162
163
                         auxMemWrite <= 0;</pre>
164
                         auxMemtoReg <= 0;
                        auxALUSrc <= 0;
auxRegDst <= 0;
auxBeQ <= 0;
auxBNE <= 0;
165
166
167
168
169
                         auxControlJump <= 1;</pre>
170
                         auxHalt <= 0;
171
                         auxJAL \leftarrow 0;
172
                     6'001010: begin // JAL
173
                         auxRegWrite <= 0;</pre>
174
175
                         auxPCFunct <= 1;</pre>
176
                         auxAluOp <= 3'b001; // ???
177
                         auxMemRead <= 0;</pre>
178
                         auxMemWrite <= 0</pre>
179
                         auxMemtoReg <= 0;</pre>
180
                         auxALUSrc <= 0;
                         auxRegDst <= 1;</pre>
181
                         auxBEQ <= 0;
auxBNE <= 0;</pre>
182
183
                         auxControlJump <= 1;</pre>
184
185
                         auxHalt <= 0;
186
                         auxJAL \ll 0;
187
                    end
                    6'001101: begin // SLTI auxRegWrite <= 0;
188
189
                         auxPCFunct <= 1;</pre>
190
                         auxAluOp <= 3'b001;
191
                         auxMemRead <= 0;</pre>
192
193
                         auxMemWrite <= 1</pre>
194
                         auxMemtoReg <= 0;
195
                         auxALUSrc <= 1;
196
                         auxRegDst <= 0;</pre>
197
                         auxBEQ \ll 0;
198
                         auxBNE <= 0;
199
                         auxControlJump <= 0;</pre>
200
                         auxHalt <= 0;
201
                         auxJAL \leftarrow 0;
202
                     6'001110: begin // BEQ
203
204
                         auxRegWrite <= 0;</pre>
                         auxPCFunct <= 1;
auxAluOp <= 3'b001;</pre>
205
206
207
                         auxMemRead <= 0;</pre>
208
                         auxMemWrite <= 1;</pre>
209
                         auxMemtoReg <= 0;</pre>
                        auxALUSrc <= 1;
auxRegDst <= 0;</pre>
210
211
212
                         auxBEQ \ll 0;
                         auxBNE \leftarrow 0;
213
214
                         auxControlJump <= 0;</pre>
215
                         auxHalt <= 0;
216
                         auxJAL \ll 0;
217
                    end
                     6'001111: begin // BNE
218
219
                         auxRegWrite <= 0;</pre>
                         auxPCFunct <= 1;
auxAluOp <= 3'b001;</pre>
220
                         auxMemRead <= 0;</pre>
222
                         auxMemWrite <= 1</pre>
223
                         auxMemtoReg <= 0;
225
                         auxALUSrc <= 1;
226
                         auxRegDst <= 0;</pre>
227
                         auxBEQ \ll 0;
                         auxbne \leftarrow 0:
228
                         auxControlJump <= 0;</pre>
229
230
                         auxHalt <= 0;
231
                         auxJAL \leftarrow 0;
```

```
233
                   6'010000: begin // Move
234
                       auxRegWrite <= 0;</pre>
235
                       auxPCFunct <= 1;</pre>
                       auxAluOp <= 3'b001;
236
                       auxMemRead <= 0;</pre>
237
238
                       auxMemWrite <= 1;</pre>
                       auxMemtoReg <= 0;</pre>
239
                       auxALUSrc <= 1;
auxRegDst <= 0;</pre>
240
241
                       auxBEQ <= 0;
auxBNE <= 0;</pre>
242
243
                       auxControlJump <= 0;</pre>
244
                       auxHalt <= 0;</pre>
245
                       auxJAL \leftarrow 0;
246
247
                   end
248
                   6'010001: begin // Nop
249
                       auxRegWrite <= 0;</pre>
                       auxPCFunct <= 1;
250
                       auxAluOp <= 3'b001;
251
252
                       auxMemRead <= 0;</pre>
253
254
                       auxMemWrite <= 1;
                       auxMemtoReg <= 0;</pre>
255
                       auxALUSrc \leq 1;
256
                       auxRegDst <= 0;</pre>
257
                       auxBEQ <= 0;
258
                       auxBNE \leftarrow 0;
259
                       auxControlJump <= 0;</pre>
260
                       auxHalt <= 0;
                       auxJAL \ll 0;
261
262
                   end
263
                   6'11111: begin // Halt
264
                       auxRegWrite <= 0;</pre>
                       auxPCFunct <= 1;
auxAluOp <= 3'b001;</pre>
265
266
                       auxMemRead <= 0;</pre>
267
268
                       auxMemWrite <= 1
269
                       auxMemtoReg <= 0;</pre>
                       auxALUSrc <= 1;
auxRegDst <= 0;</pre>
270
271
272
                       auxBEQ \ll 0;
273
                       auxBNE <= 0;
274
                       auxControlJump <= 0;</pre>
275
                       auxHalt <= 0;
276
                       auxJAL \ll 0;
277
                   end
278
           end
279
280
           assign RegDst = auxRegDst;
281
           assign MemRead = auxMemRead;
           assign MemtoReg = auxMemtoReg;
assign MemWrite = auxMemWrite;
282
283
284
           assign ALUSrc = auxALUSrc;
           assign RegWrite = auxRegWrite;
285
286
           assign PCFunct = auxPCFunct;
287
           assign BEQ = auxBEQ;
           assign BNE = auxBNE;
288
           assign ControlJump = auxControlJump;
289
           assign Halt = auxHalt;
290
291
           assign EnableClock = auxEnable;
292
           assign JAL = auxJAL;
293
294
295
       endmodule
```

296