













#### REF2025, REF2030, REF2033, REF2041

SBOS600B-MAY 2014-REVISED JULY 2014

# REF20xx Low-Drift, Low-Power, Dual-Output, $V_{REF}$ and $V_{REF}$ / 2 Voltage References

#### **Features**

- Two Outputs, V<sub>REF</sub> and V<sub>REF</sub> / 2, for Convenient Use in Single-Supply Systems
- **Excellent Temperature Drift Performance:** 
  - 8 ppm/°C (max) from –40°C to 125°C
- High Initial Accuracy: ±0.05% (max)
- V<sub>REF</sub> and V<sub>BIAS</sub> Tracking over Temperature:
  - 6 ppm/°C (max) from –40°C to 85°C
  - 7 ppm/°C (max) from -40°C to 125°C
- Microsize Package: SOT23-5 Low Dropout Voltage: 10 mV High Output Current: ±20 mA Low Quiescent Current: 360 µA
- Line Regulation: 3 ppm/V Load Regulation: 8 ppm/mA

# **Applications**

- Digital Signal Processing:
  - Power Inverters
  - Motor Controls
- Current Sensing
- **Industrial Process Controls**
- Medical Equipment
- **Data Acquisition Systems**
- Single-Supply Systems

## 3 Description

Applications with only a positive supply voltage often require additional stable voltage in the middle of the analog-to-digital converter (ADC) input range to bias input bipolar signals. The REF20xx provides a reference voltage (V<sub>REF</sub>) for the ADC and a second highly-accurate voltage (V<sub>BIAS</sub>) that can be used to bias the input bipolar signals.


The REF20xx offers excellent temperature drift (8 ppm/°C, max) and initial accuracy (0.05%) on both the  $V_{\text{REF}}$  and  $V_{\text{BIAS}}$  outputs while operating at a quiescent current less than 430 µA. In addition, the  $V_{\text{REF}}$  and  $V_{\text{BIAS}}$  outputs track each other with a precision of 6 ppm/°C (max) across the temperature range of -40°C to 85°C. All these features increase the precision of the signal chain and decrease board space, while reducing the cost of the system as compared to a discrete solution. Extremely low dropout voltage of only 10 mV allows operation from very low input voltages, which can be very useful in battery-operated systems.


Both the  $V_{REF}$  and  $V_{BIAS}$  voltages have the same excellent specifications and can sink and source current equally well. Very good long-term stability and low noise levels make these devices ideally-suited for high-precision industrial applications.

# Device Information<sup>(1)</sup>

PART NAME	PACKAGE	BODY SIZE (NOM)
REF20xx	SOT (5)	2.90 mm × 1.60 mm

(1) For all available packages, see the orderable addendum at the end of the datasheet.







# **Table of Contents**

1 2 3 4	Features         1           Applications         1           Description         1           Revision History         2	10	9.1 Overview	16 16 17
5 6 7	Pin Configuration and Functions	11	10.1 Application Information	18 18
	7.1 Absolute Maximum Ratings       4         7.2 Handling Ratings       4         7.3 Recommended Operating Conditions       4         7.4 Thermal Information       4	12	Layout	24 24 24
	7.5 Electrical Characteristics	13	Device and Documentation Support	25
8	Parameter Measurement Information       13         8.1 Solder Heat Shift       13         8.2 Thermal Hysteresis       14         8.3 Noise Performance       15         Detailed Description       16	14	13.3 Trademarks	25 25
9	Detailed Description		Information	25

# 4 Revision History


CI	hanges from Revision A (June 2014) to Revision B		
•	Changed device status to Production Data from Mixed Status		
•	Deleted footnote 2 from Device Information table	······································	
•	Deleted footnote from Device Comparison Table		
•	Added Thermal Information table	4	
CI	changes from Original (May 2014) to Revision A	Page	



# 5 Device Comparison Table

PRODUCT	V <sub>REF</sub>	V <sub>BIAS</sub>
REF2025	2.5 V	1.25 V
REF2030	3.0 V	1.5 V
REF2033	3.3 V	1.65 V
REF2041	4.096 V	2.048 V

# 6 Pin Configuration and Functions



#### **Pin Functions**

PIN		DESCRIPTION	
NO.	NAME	DESCRIPTION	
1	$V_{BIAS}$	Bias voltage output (V <sub>REF</sub> / 2)	
2	GND	Ground	
3	EN	Enable (EN ≥ V <sub>IN</sub> – 0.7 V, device enabled)	
4	V <sub>IN</sub>	Input supply voltage	
5	$V_{REF}$	Reference voltage output (V <sub>REF</sub> )	



# 7 Specifications

#### 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

		MIN	MAX	UNIT
Input voltage	V <sub>IN</sub>	-0.3	6	V
	EN	-0.3	$V_{IN} + 0.3$	V
Temperature	Operating temperature range	-55	150	°C
	Junction Temperature, T <sub>i</sub>		150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

# 7.2 Handling Ratings

			MIN	MAX	UNIT
T <sub>stg</sub>	Storage temperature rang	ne e	-65	170	ů
V <sub>(ESD)</sub>	Flootroctotic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	-4000	4000	1/
	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins (2)	-1500	1500	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

#### 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
V <sub>IN</sub>	Supply input voltage range (I <sub>L</sub> = 0 mA, T <sub>A</sub> = 25°C)	$V_{REF} + 0.02^{(1)}$	5.5	V

<sup>(1)</sup> Please refer to Figure 28 in Typical Characteristics for minimum input voltage at different load currents and temperature

#### 7.4 Thermal Information

		REF20xx	
	THERMAL METRIC <sup>(1)</sup>	DDC (SOT23)	UNIT
		5 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	193.6	
R <sub>0</sub> JC(top)	Junction-to-case (top) thermal resistance	40.2	
$R_{\theta JB}$	Junction-to-board thermal resistance	34.5	°C/W
Ψлт	Junction-to-top characterization parameter	0.9	*C/VV
ΨЈВ	Junction-to-board characterization parameter	34.3	
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	N/A	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

Submit Documentation Feedback

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



#### **Electrical Characteristics**

At  $T_A = 25$ °C,  $I_L = 0$  mA, and  $V_{IN} = 5$  V, unless otherwise noted. Both  $V_{REF}$  and  $V_{BIAS}$  have the same specifications.

	PARAMETEI		TEST CONDITION	S	MIN	TYP	MAX	UNIT
ACCURA	ACY AND DRIFT							
	Output voltage accuracy				-0.05%		0.05%	
	Output voltage temperature	coefficient <sup>(1)</sup>	-40°C ≤ T <sub>A</sub> ≤ 125°C			±3	±8	ppm/°C
	V and V to alian a con-	(2)	-40°C ≤ T <sub>A</sub> ≤ 85°C			±1.5	±6	ppm/°C
	V <sub>REF</sub> and V <sub>BIAS</sub> tracking over temperature <sup>(2)</sup>		-40°C ≤ T <sub>A</sub> ≤ 125°C			±2	±7	ppm/°C
LINE AN	D LOAD REGULATION							
$\Delta V_{O(\Delta VI)}$	Line regulation		V <sub>REF</sub> + 0.02 V ≤ V <sub>IN</sub> ≤ 5.5 V			3	35	ppm/V
<b>A</b> \/	Lood regulation	Sourcing	0 mA $\leq$ I <sub>L</sub> $\leq$ 20 mA , V <sub>REF</sub> + 0.6 V $\leq$ V <sub>IN</sub> $\leq$ 5.5 V			8	20	ppm/mA
$\Delta V_{O(\Delta IL)}$	Load regulation	Sinking	$0 \text{ mA} \le I_{L} \le -20 \text{ mA},$ $V_{REF} + 0.02 \text{ V} \le V_{IN} \le 5.5 \text{ V}$			8	20	ppm/mA
POWER	SUPPLY							
		Active made				360	430	μΑ
	Supply current	Active mode	-40°C ≤ T <sub>A</sub> ≤ 125°C				460	μΑ
I <sub>CC</sub>	Supply current	Shutdown mode				3.3	5	μΑ
		Shuldown mode	-40°C ≤ T <sub>A</sub> ≤ 125°C				9	μΑ
	Enable voltage		Device in shutdown mode (EN	= 0)	0		0.7	>
			Device in active mode (EN = 1)	)	$V_{IN} - 0.7$		$V_{\text{IN}}$	V
	Dropout voltage					10	20	mV
	Dropout voltage		I <sub>L</sub> = 20 mA				600	mV
I <sub>SC</sub>	Short-circuit current					50		mA
t <sub>on</sub>	Turn-on time		0.1% settling, $C_L = 1 \mu F$			500		μs
NOISE								
	Low-frequency noise (3)		0.1 Hz ≤ f ≤ 10 Hz			12		ppm <sub>PP</sub>
	Output voltage noise density	1	f = 100 Hz			0.25		ppm/√Hz
CAPACI	TIVE LOAD							
	Stable output capacitor rang	e			0		10	μF
HYSTER	ESIS AND LONG TERM STAI	BILITY						
	Long-term stability		0 to 1000 hours			60		ppm
İ	Output voltage hysteresis <sup>(4)</sup>		25°C, –40°C, 125°C, 25°C	Cycle 1		60		ppm
	Salpat Voltage Hystelesis		25 0, -40 0, 125 0, 25 0	Cycle 2		35		ppm


Temperature drift is specified according to the box method. See the Feature Description section for more details.

The  $V_{REF}$  and  $V_{BIAS}$  tracking over temperature specification is explained in more detail in the *Feature Description* section. The peak-to-peak noise measurement procedure is explained in more detail in the *Noise Performance* section.

The thermal hysteresis measurement procedure is explained in more detail in the *Thermal Hysteresis* section.



## 7.6 Typical Characteristics





# **Typical Characteristics (continued)**

At  $T_A = 25$ °C,  $I_L = 0$  mA,  $V_{IN} = 5$ -V power supply,  $C_L = 0$   $\mu$ F, and 2.5-V output, unless otherwise noted.




Figure 11.  $V_{REF} - 2 \times V_{BIAS}$  Tracking vs Temperature

Figure 12. Output Voltage Change vs Load Current (V<sub>REF</sub>)

# TEXAS INSTRUMENTS

#### **Typical Characteristics (continued)**




Figure 13. Output Voltage Change vs Load Current (V<sub>BIAS</sub>)




Figure 15. Load Regulation Sourcing vs Temperature (V<sub>BIAS</sub>)




Figure 17. Load Regulation Sinking vs Temperature (V<sub>BIAS</sub>)




Figure 14. Load Regulation Sourcing vs Temperature (V<sub>REF</sub>)




Figure 16. Load Regulation Sinking vs Temperature (V<sub>REF</sub>)





Figure 18. Line Regulation vs Temperature (V<sub>REF</sub>)




# **Typical Characteristics (continued)**



# TEXAS INSTRUMENTS


# **Typical Characteristics (continued)**







# **Typical Characteristics (continued)**


At  $T_A = 25$ °C,  $I_L = 0$  mA,  $V_{IN} = 5$ -V power supply,  $C_L = 0$   $\mu$ F, and 2.5-V output, unless otherwise noted.












V<sub>REF</sub> output

Figure 34. 0.1-Hz to 10-Hz Noise (V<sub>BIAS</sub>)

V<sub>BIAS</sub> output







Figure 35. Output Voltage Noise Spectrum

Figure 36. Output Impedance vs Frequency (V<sub>REF</sub>)



# **Typical Characteristics (continued)**






#### Parameter Measurement Information


#### Solder Heat Shift

The materials used in the manufacture of the REF20xx have differing coefficients of thermal expansion, resulting in stress on the device die when the part is heated. Mechanical and thermal stress on the device die can cause the output voltages to shift, degrading the initial accuracy specifications of the product. Reflow soldering is a common cause of this error.

In order to illustrate this effect, a total of 92 devices were soldered on four printed circuit boards [23 devices on each printed circuit board (PCB)] using lead-free solder paste and the paste manufacturer suggested reflow profile. The reflow profile is as shown in Figure 40. The printed circuit board is comprised of FR4 material. The board thickness is 1.57 mm and the area is 171.54 mm x 165.1 mm.

The reference and bias output voltages are measured before and after the reflow process; the typical shift is displayed in Figure 41 and Figure 42. Although all tested units exhibit very low shifts (< 0.01%), higher shifts are also possible depending on the size, thickness, and material of the printed circuit board. An important note is that the histograms display the typical shift for exposure to a single reflow profile. Exposure to multiple reflows, as is common on PCBs with surface-mount components on both sides, causes additional shifts in the output bias voltage. If the PCB is exposed to multiple reflows, the device should be soldered in the second pass to minimize its exposure to thermal stress.








Figure 42. Solder Heat Shift Distribution, V<sub>BIAS</sub> (%)

#### 8.2 Thermal Hysteresis


Thermal hysteresis is measured with the REF20xx soldered to a PCB, similar to a real-world application. Thermal hysteresis for the device is defined as the change in output voltage after operating the device at 25°C, cycling the device through the specified temperature range, and returning to 25°C. Hysteresis can be expressed by Equation 1:

$$V_{HYST} = \left(\frac{\left|V_{PRE} - V_{POST}\right|}{V_{NOM}}\right) \bullet 10^6 \text{ (ppm)}$$

#### where

- V<sub>HYST</sub> = thermal hysteresis (in units of ppm),
- V<sub>NOM</sub> = the specified output voltage,
- V<sub>PRE</sub> = output voltage measured at 25°C pre-temperature cycling, and
- V<sub>POST</sub> = output voltage measured after the device has cycled from 25°C through the specified temperature range of -40°C to 125°C and returns to 25°C.


Typical thermal hysteresis distribution is as shown in Figure 43 and Figure 44.





#### 8.3 Noise Performance

Typical 0.1-Hz to 10-Hz voltage noise can be seen in Figure 45 and Figure 46. Device noise increases with output voltage and operating temperature. Additional filtering can be used to improve output noise levels, although care should be taken to ensure the output impedance does not degrade ac performance. Peak-to-peak noise measurement setup is shown in Figure 47.






Figure 47. 0.1-Hz to 10-Hz Noise Measurement Setup




# 9 Detailed Description

#### 9.1 Overview

The REF20xx are a family of dual-output,  $V_{REF}$  and  $V_{BIAS}$  ( $V_{REF}$  / 2) band-gap voltage references. The *Functional Block Diagram* section provides a block diagram of the basic band-gap topology and the two buffers used to derive the  $V_{REF}$  and  $V_{BIAS}$  outputs. Transistors  $Q_1$  and  $Q_2$  are biased such that the current density of  $Q_1$  is greater than that of  $Q_2$ . The difference of the two base emitter voltages ( $V_{BE1} - V_{BE2}$ ) has a positive temperature coefficient and is forced across resistor  $R_5$ . The voltage is amplified and added to the base emitter voltage of  $Q_2$ , which has a negative temperature coefficient. The resulting band-gap output voltage is almost independent of temperature. Two independent buffers are used to generate  $V_{REF}$  and  $V_{BIAS}$  from the band-gap voltage. The resistors  $R_1$ ,  $R_2$  and  $R_3$ ,  $R_4$  are sized such that  $V_{BIAS} = V_{REF}$  / 2.

e-Trim<sup>TM</sup> is a method of package-level trim for the initial accuracy and temperature coefficient of  $V_{REF}$  and  $V_{BIAS}$ , implemented during the final steps of manufacturing after the plastic molding process. This method minimizes the influence of inherent transistor mismatch, as well as errors induced during package molding. e-Trim is implemented in the REF20xx to minimize the temperature drift and maximize the initial accuracy of both the  $V_{REF}$  and  $V_{BIAS}$  outputs.

# 9.2 Functional Block Diagram



#### 9.3 Feature Description

#### 9.3.1 V<sub>REF</sub> and V<sub>BIAS</sub> Tracking

Most single-supply systems require an additional stable voltage in the middle of the analog-to-digital converter (ADC) input range to bias input bipolar signals. The  $V_{REF}$  and  $V_{BIAS}$  outputs of the REF20xx are generated from the same band-gap voltage as shown in the *Functional Block Diagram* section. Hence, both outputs track each other over the full temperature range of  $-40^{\circ}\text{C}$  to  $125^{\circ}\text{C}$  with an accuracy of 7 ppm/°C (max). The tracking accuracy increases to 6 ppm/°C (max) when the temperature range is limited to  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ . The tracking error is calculated using the box method, as described by Equation 2:

Tracking Error = 
$$\left(\frac{V_{DIFF(MAX)} - V_{DIFF (MIN)}}{V_{REF} \bullet Temperature Range}\right) \bullet 10^6$$
 (ppm)

where

$$\bullet V_{DIFF} = V_{REF} - 2 \bullet V_{BIAS}$$
 (2)



# **Feature Description (continued)**

The tracking accuracy is as shown in Figure 48.




Figure 48. V<sub>REF</sub> and V<sub>BIAS</sub> Tracking vs Temperature

#### 9.3.2 Low Temperature Drift

The REF20xx is designed for minimal drift error, which is defined as the change in output voltage over temperature. The drift is calculated using the box method, as described by Equation 3:

Drift = 
$$\left(\frac{V_{REF(MAX)} - V_{REF(MIN)}}{V_{REF} \bullet Temperature Range}\right) \bullet 10^6$$
 (ppm) (3)

#### 9.3.3 Load Current

The REF20xx family is specified to deliver a current load of  $\pm 20$  mA per output. Both the  $V_{REF}$  and  $V_{BIAS}$  outputs of the device are protected from short circuits by limiting the output short-circuit current to 50 mA. The device temperature increases according to Equation 4:

$$T_J = T_A + P_D \cdot R_{\theta JA}$$

where

- T<sub>.I</sub> = junction temperature (°C),
- T<sub>A</sub> = ambient temperature (°C),
- P<sub>D</sub> = power dissipated (W), and
- R<sub>B,IA</sub> = junction-to-ambient thermal resistance (°C/W) (4)

The REF20xx maximum junction temperature must not exceed the absolute maximum rating of 150°C.

#### 9.4 Device Functional Modes

When the EN pin of the REF20xx is pulled high, the device is in active mode. The device should be in active mode for normal operation. The REF20xx can be placed in a low-power mode by pulling the ENABLE pin low. When in shutdown mode, the output of the device becomes high impedance and the quiescent current of the device reduces to 5  $\mu$ A in shutdown mode. See the *Electrical Characteristics* for logic high and logic low voltage levels.



# 10 Applications and Implementation

# 10.1 Application Information

The low-drift, bidirectional, single-supply, low-side, current-sensing solution, described in this section, can accurately detect load currents from –2.5 A to 2.5 A. The linear range of the output is from 250 mV to 2.75 V. Positive current is represented by output voltages from 1.5 V to 2.75 V, whereas negative current is represented by output voltages from 250 mV to 1.5 V. The difference amplifier is the INA213 current-shunt monitor, whose supply and reference voltages are supplied by the low-drift REF2030.

#### 10.2 Typical Application

## 10.2.1 Low-Side, Current-Sensing Application




Figure 49. Low-Side, Current-Sensing Application

#### 10.2.1.1 Design Requirements

The design requirements are as follows:

Supply voltage: 5.0 V
 Load current: ±2.5 A
 Output: 250 mV to 2.75 V
 Maximum shunt voltage: ±25 mV



#### **Typical Application (continued)**

#### 10.2.1.2 Detailed Design Procedure

Low-side current sensing is desirable because the common-mode voltage is near ground. Therefore, the current-sensing solution is independent of the bus voltage,  $V_{BUS}$ . When sensing bidirectional currents, use a differential amplifier with a reference pin. This procedure allows for the differentiation between positive and negative currents by biasing the output stage such that it can respond to negative input voltages. There are a variety of methods for supplying power (V+) and the reference voltage ( $V_{REF}$ , or  $V_{BIAS}$ ) to the differential amplifier. For a low-drift solution, use a monolithic reference that supplies both power and the reference voltage. Figure 50 shows the general circuit topology for a low-drift, low-side, bidirectional, current-sensing solution. This topology is particularly useful when interfacing with an ADC; see Figure 49. Not only do  $V_{REF}$  and  $V_{BIAS}$  track over temperature, but their matching is much better than alternate topologies. For a more detailed version of the design procedure, refer to TIDU357.




Figure 50. Low-Drift, Low-side, Bidirectional, Current-Sensing Circuit Topology

The transfer function for the circuit given in Figure 50 is as shown in Equation 5:

$$V_{OUT} = G \cdot (\pm V_{SHUNT}) + V_{BIAS}$$

$$= G \cdot (\pm I_{LOAD} \cdot R_{SHUNT}) + V_{BIAS}$$
(5)



#### **Typical Application (continued)**

#### 10.2.1.2.1 Shunt Resistor

As illustrated in Figure 50 , the value of  $V_{SHUNT}$  is the ground potential for the system load. If the value of  $V_{SHUNT}$  is too large, issues may arise when interfacing with systems whose ground potential is actually 0 V. Also, a value of  $V_{SHUNT}$  that is too negative may violate the input common-mode voltage of the differential amplifier in addition to potential interfacing issues. Therefore, limiting the voltage across the shunt resistor is important. Equation 6 can be used to calculate the maximum value of  $R_{SHUNT}$ .

$$R_{SHUNT(max)} = \frac{V_{SHUNT(max)}}{I_{LOAD(max)}}$$
(6)

Given that the maximum shunt voltage is ±25 mV and the load current range is ±2.5 A, the maximum shunt resistance is calculated as shown in Equation 7.

$$R_{SHUNT (max)} = \frac{V_{SHUNT (max)}}{I_{LOAD(max)}} = \frac{25mV}{2.5A} = 10m\Omega$$
(7)

To minimize errors over temperature, select a low-drift shunt resistor. To minimize offset error, select a shunt resistor with the lowest tolerance. For this design, the Y14870R01000B9W resistor is used.

#### 10.2.1.2.2 Differential Amplifier

The differential amplifier used for this design should have the following features:

- 1. Single-supply (3 V),
- 2. Reference voltage input,
- 3. Low initial input offset voltage (V<sub>OS</sub>),
- 4. Low-drift,
- 5. Fixed gain, and
- 6. Low-side sensing (input common-mode range below ground).

For this design, a current-shunt monitor (INA213) is used. The INA21x family topology is shown in Figure 51. The INA213B specifications can be found in the INA213 product data sheet.




Figure 51. INA21x Current-Shunt Monitor Topology

The INA213B is an excellent choice for this application because all the required features are included. In general, instrumentation amplifiers (INAs) do not have the input common-mode swing to ground that is essential for this application. In addition, INAs require external resistors to set their gain, which is not desirable for low-drift applications. Difference amplifiers typically have larger input bias currents, which reduce solution accuracy at small load currents. Difference amplifiers typically have a gain of 1 V/V. When the gain is adjustable, these amplifiers use external resistors that are not conducive to low-drift applications.



# **Typical Application (continued)**


#### 10.2.1.2.3 Voltage Reference

The voltage reference for this application should have the following features:

- 1. Dual output (3.0 V and 1.5 V),
- 2. Low drift, and
- 3. Low tracking errors between the two outputs.

For this design, the REF2030 is used. The REF20xx topology is as shown in the *Functional Block Diagram* section.

The REF2030 is an excellent choice for this application because of its dual output. The temperature drift of 8 ppm/°C and initial accuracy of 0.05% make the errors resulting from the voltage reference minimal in this application. In addition, there is minimal mismatch between the two outputs and both outputs track very well across temperature, as shown in Figure 52 and Figure 53.



#### 10.2.1.2.4 Results

Table 1 summarizes the measured results.


**Table 1. Measured Results** 

ERROR	UNCALIBRATED (%)	CALIBRATED (%)
Error across the full load current range (25°C)	±0.0355	±0.004
Error across the full load current range (-40°C to 125°C)	±0.0522	±0.0606



#### 10.2.1.3 Application Curves


Performing a two-point calibration at 25°C removes the errors associated with offset voltage, gain error, and so forth. Figure 54 to Figure 56 show the measured error at different conditions. For a more detailed description on measurement procedure, calibration, and calculations, please refer to TIDU357.





# 11 Power-Supply Recommendations

The REF20xx family of references feature an extremely low-dropout voltage. These references can be operated with a supply of only 20 mV above the output voltage. For loaded reference conditions, a typical dropout voltage versus load is shown in the Figure 57. A supply bypass capacitor ranging between 0.1  $\mu$ F to 10  $\mu$ F is recommended.





## 12 Layout

#### 12.1 Layout Guidelines

Figure 58 illustrates an example of a PCB layout for a data acquisition system using the REF2030. Some key considerations are:

- Connect low-ESR, 0.1- $\mu$ F ceramic bypass capacitors at V<sub>IN</sub>, V<sub>REF</sub>, and V<sub>BIAS</sub> of the REF2030.
- Decouple other active devices in the system per the device specifications.
- Using a solid ground plane helps distribute heat and reduces electromagnetic interference (EMI) noise pickup.
- Place the external components as close to the device as possible. This configuration prevents parasitic errors (such as the Seebeck effect) from occurring.
- Minimize trace length between the reference and bias connections to the INA and ADC to reduce noise pickup.
- Do not run sensitive analog traces in parallel with digital traces. Avoid crossing digital and analog traces if possible, and only make perpendicular crossings when absolutely necessary.

## 12.2 Layout Example




Figure 58. Layout Example

24



# 13 Device and Documentation Support

#### 13.1 Documentation Support

#### 13.1.1 Related Documentation

For related documentation see the following:

- INA213 Data Sheet, SBOS437
- Low-Drift Bidirectional Single-Supply Low-Side Current Sensing Reference Design, TIDU357

#### 13.2 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

**Table 2. Related Links** 

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
REF2025	Click here	Click here	Click here	Click here	Click here
REF2030	Click here	Click here	Click here	Click here	Click here
REF2033	Click here	Click here	Click here	Click here	Click here
REF2041	Click here	Click here	Click here	Click here	Click here

#### 13.3 Trademarks

e-Trim is a trademark of Texas Instruments, Inc.

All other trademarks are the property of their respective owners.

#### 13.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### 13.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

#### 14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.





1-Aug-2014

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
REF2025AIDDCR	ACTIVE	SOT	DDC	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	GACM	Samples
REF2025AIDDCT	ACTIVE	SOT	DDC	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	GACM	Samples
REF2030AIDDCR	ACTIVE	SOT	DDC	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	GADM	Samples
REF2030AIDDCT	ACTIVE	SOT	DDC	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	GADM	Samples
REF2033AIDDCR	ACTIVE	SOT	DDC	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	GAEM	Samples
REF2033AIDDCT	ACTIVE	SOT	DDC	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	GAEM	Samples
REF2041AIDDCR	ACTIVE	SOT	DDC	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	GAFM	Samples
REF2041AIDDCT	ACTIVE	SOT	DDC	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	GAFM	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



# PACKAGE OPTION ADDENDUM

1-Aug-2014

- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com 18-Aug-2014

# TAPE AND REEL INFORMATION





Α0	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
REF2025AIDDCR	SOT	DDC	5	3000	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
REF2025AIDDCT	SOT	DDC	5	250	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
REF2030AIDDCR	SOT	DDC	5	3000	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
REF2033AIDDCR	SOT	DDC	5	3000	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
REF2041AIDDCR	SOT	DDC	5	3000	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
REF2041AIDDCT	SOT	DDC	5	250	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3

www.ti.com 18-Aug-2014



\*All dimensions are nominal

All difficultions are florifical							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
REF2025AIDDCR	SOT	DDC	5	3000	195.0	200.0	45.0
REF2025AIDDCT	SOT	DDC	5	250	195.0	200.0	45.0
REF2030AIDDCR	SOT	DDC	5	3000	195.0	200.0	45.0
REF2033AIDDCR	SOT	DDC	5	3000	195.0	200.0	45.0
REF2041AIDDCR	SOT	DDC	5	3000	195.0	200.0	45.0
REF2041AIDDCT	SOT	DDC	5	250	195.0	200.0	45.0

# DDC (R-PDSO-G5)

# PLASTIC SMALL-OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion.
- D. Falls within JEDEC MO-193 variation AB (5 pin).



# DDC (R-PDSO-G5)

# PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

#### **Products Applications**

power.ti.com

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom Amplifiers amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

Power Mgmt

**OMAP Applications Processors** www.ti.com/omap **TI E2E Community** e2e.ti.com

Wireless Connectivity www.ti.com/wirelessconnectivity