Exp 6B (Imenter) £ Open Inv inv test -> Transistors have default 'l' and 'w'. £ £ £ Launch > Layout X2 > Open Popup > Okay 1 New file (pop up) -> layoutview (select). Upene New window Connectivity > Generate > All from Rouse
Wick oky (No changes). Press Shift F -> Shows datails about pros from lelect transister (two white) - 9 & (properties) ->
parameter -> Body type (integrated) Connected to Somuls) Drag Vdd and Grad to left size for eary Connections. Hog Select & P - T dray & Leave E

For poly to metal connection -3

Drag poly to metal connect

The stages stop -8 Right click ->
Wa down to -> poly DEC - design hule checker Top Menn > Click Assura > Run DRC>

Open Pop Up Menn > Check Technology

gpan 180 and Rule file added >

Click on OK if all things are ignt. Assura 7 lun LVB > Opens popuy > Check Technology (Top Manu) 2 Rule File > Wick OK if all correct. Assura > lun guantus &RC > Extraction Revol> Extraction Type > Check 'RC' & & Cef

Node > Click on OK if alight.

Ef par window ADEL par window

delay - + PLH = 38.04/45

TPHL = 13.6383 P

ADEL window can be saved
Lib Manager
New File (av-extracted) -> Double
New File (av-extracted) -> Double Click to Open ->
Lib Manager -> invTEST -> File -> New -> Cell wew >> New file (pop up)>> the View-> Change layout to config.
Cell was > New Lile (600 44) >>
(ell wew > New file (gop up) >> the View > Change layout to config.
Change (view to schema # -
Change View to schematic
Use templite
Change view to schematic Use templete Popup -> Name -> Spectre -> OK OX
Contiguation Panel Plo - P: H (11)
Configuration Panel Ilo-Right clickers 670 to Tree View & Net instance Wiew to av - extracted
wiew to av_extracted ~
Inv test -> config -> Gouble click ->
I'm test -> conf. > Clouble click ->
Leurch ADEL again - Not list end lun ble neill see increase in delay
The hourse in array

Before: torn = 13.6383p tphe = 16.5358p 7/4/28