VLSI Exp. No. 6 Kedhat Linux Application -> Terminal -> csh ->
Source /home / install/chrc -> virtues & ->
log window occur Bro to tools → Lib manager → file → New


→ library → give name → okay pop-up below occur - 4 options occur - 3
select attach to an existing library ->
ok in library part -> file -> new -> cell view ->
pop-up come -> inside cell -> give
name -> Type -> Schematic -> ok New window occur ->

Shortent key -> 2: Open mag add instance

lib -> g pdk 180

cell -> pmos select -> ok

-- place on occure and then Cell - mos



change the width -> 2 pm to 4 pm length -> 180nm save check again View - nothing to be changed of click ok Symbol generation pin occur

Left pin A

Right pin y

Top pin - Val

Bottom pin - gnd

and then okay


New window will occur Delete the path name and delete the name → go back to lib manager

→ go to file → new → cell view →

pop-up → change the mame →

invert text → in invert → a hew window will come of like of have inv AAA1 - cell - inv - ok

7



go back to fest circuit -> select vdc -> "B"

-> DC voltage: 1.8 (no symbols to be added) I select vpulse -> 9'-> voltage 1: Remain same

voltage 2: 1.8 v

period: 20n

(optional)

pulse neight: 10n -7 ok - save check -13 → go to adel → analysis → transient analysis (veltage on one axis) 1 -> Stop time -> 40n -> okgy 7 =15 - new window - from design - it takes

back to test circuit and then click

me on output wire and input wire -3 --13 - setting " output - it show - y and not? -analysis -> & fran
Output -> 4, not 7
R. S. -> green arrow (1) -> Pur

give a neaveform window - split all script

- Night click on input and output and

change colour

Calculation: -Delay - i.) Rising: 28.5105p ii) Falling: 20.974p Propagation delay (+p): 28.5105 + 20.974 24.742, Rise time: \$6.678p Fall time: 39.99p