



Note: The Arbiter also receives the mem\_signals from icache & dcache, and appropriately communicates to the L2 Cache. It will contain registers storing which information to send to the L2 next if the L2 is currently busy.