

Report Generated by Test Manager

Title: ModeLogic REQ-Based Tests
Author: CI
Date: 24-Apr-2024 09:20:16

Test Environment

Platform: PCWIN64
MATLAB: (R2024a)

Summary

Name	Outcome	Duration (Seconds)
Results: 2024-Apr-24 09:17:12	25 ✓	178.047
 ModeLogic_HLR_Tests	25 ✓	168.232
 Req_2	2 ✓	13.657
 2a	✓	7.507
 2b	✓	5.805
 Req_3	✓	5.211
 3	✓	5.21
 Req_4	✓	5.906
 4	✓	5.907
 Req_5	✓	5.021
 5	✓	5.021
 Req_6	✓	6.664
 6	✓	6.664
 Req_7	✓	6.197
 7	✓	6.197
 Req_8	✓	6.259
 8	✓	6.257
 Req_9	5 ✓	32.199
 9a	✓	5.794
 9b	✓	6.072
 9c	✓	5.547
 9d	✓	4.614
 9e	✓	8.89
 Req_10	12 ✓	80.22
 10a	✓	5.496

 10a2		5.441
 10b		6.033
 10c		5.793
 10d		6.741
 10d2		9.315
 10e		6.471
 10f		4.67
 10g		6.074
 10g2		6.644
 10h		6.645
 10i		6.707

Results: 2024-Apr-24 09:17:12

Result Type: Result Set
Parent: None
Start Time: 24-Apr-2024 09:17:14
End Time: 24-Apr-2024 09:20:13
Outcome: Total: 25, Passed: 25

Aggregated Coverage Results

Analyzed Model	Sim Mode	Complexity	Decision	Condition	MCDC
 ModeLogic	Normal	30	100%	100%	100%

[Back to Report Summary](#)

ModeLogic_HLR_Tests

Test Result Information

Result Type: Test File Result
Parent: [Results: 2024-Apr-24 09:17:12](#)
Start Time: 24-Apr-2024 09:17:14
End Time: 24-Apr-2024 09:20:03
Outcome: Total: 25, Passed: 25
Description:

Model Version: 9.0

Model Last Modified On: 24-Apr-2024 09:15:59

Checksum when Compiled as Referenced Model: 3608733800 1288632970
900762442 3813425898

Test Suite Information

Name: ModeLogic_HLR_Tests

[Back to Report Summary](#)

Req_2

Test Result Information

Result Type: Test Suite Result
Parent: [ModeLogic HLR Tests](#)
Start Time: 24-Apr-2024 09:17:14
End Time: 24-Apr-2024 09:17:28
Outcome: Total: 2, **Passed: 2**

Test Suite Information

Name: Req_2
[Back to Report Summary](#)

2a

Test Result Information

Result Type: Test Case Result
Parent: [Req_2](#)
Start Time: 24-Apr-2024 09:17:14
End Time: 24-Apr-2024 09:17:22
Outcome: **Passed**

Test Case Information

Name: 2a
Type: Simulation Test

Test Case Requirements

Description: 17 Enter Establish Communications at Power Up
Document: HLR_ModeLogic.slreqx

Description: 19 Enter Establish Communications from Land
Document: HLR_ModeLogic.slreqx

Verify Result

Name	
✓	Test Sequence/Wifi_and_BT_on:verify(Logic.Mode == uint8(1))
✓	Test Sequence/Set_Transition_To_WaitForComms_To_False:verify(Logic.Mode == uint8(8))

✔	Test Sequence/TFX:verify(Logic.Mode == uint8(8))
✔	Test Sequence/TTF:verify(Logic.Mode == uint8(8))
✔	Test Sequence/TTT_Transition_To_WaitForComms:verify(Logic.Mode == uint8(8))
✔	Test Sequence/Verify:verify(Logic.Mode == uint8(1))

Simulation



System Under Test Information

Model:	ModeLogic
Harness:	HLR_02a_complete
Harness Owner:	ModeLogic
Release:	Current
Simulation Mode:	normal
Override SIL or PIL Mode:	0
Configuration Set:	mdlCheck_config_allPass_codeGen
Start Time:	0
Stop Time:	1
Checksum:	413774176 482819653 252362041 392171479
Simulink Version:	24.1
Model Version:	9.0
Model Author:	dlheureu
Date:	Wed Apr 24 09:16:09 2024
User ID:	dlheureu
Model Path:	C:\HardDriveFiles\GitRepos\QuadcopterCollection\source\demos\software\codeGen\DO_03_Design\ModeLogic\test_cases\HLR\HLR_02a_complete.slx
Machine Name:	MATHWORKS-XOCW2
Solver Name:	FixedStepDiscrete
Solver Type:	Fixed-Step
Fixed Step Size:	0.100000000000000001
Simulation Start Time:	2024-04-24 09:17:15
Simulation Stop Time:	2024-04-24 09:17:21
Platform:	PCWIN64

Simulation Output

Name	Data Type	Units	Sample Time	Interp	Sync	Link to Plot
Logic.CalibrateSensors	boolean		0.1	zoh	union	Link
Logic.Mode	uint8		0.1	zoh	union	Link

Name	Data Type	Units	Sample Time	Interp	Sync
Logic.CalibrateSensors	boolean		0.1	zoh	union
Logic.Mode	uint8		0.1	zoh	union



[Back to Report Summary](#)[Back to Signal Summary](#)

2b

Test Result Information

Result Type: Test Case Result
Parent: [Req 2](#)
Start Time: 24-Apr-2024 09:17:22
End Time: 24-Apr-2024 09:17:28
Outcome: Passed

Test Case Information

Name: 2b
Type: Simulation Test

Test Case Requirements

Description: 18 Enter Establish Communications from Crash
Document: HLR_ModeLogic.slreqx

Verify Result

Name	
✔	Test Sequence/Crash:verify(Logic.Mode == uint8(9))
✔	Test Sequence/Verify_WaitForComms:verify(Logic.Mode == uint8(1))

Simulation

System Under Test Information

Model: ModeLogic
Harness: HLR_02b
Harness Owner: ModeLogic
Release: Current

Simulation Mode:

normal

Override SIL or PIL Mode:

0

Configuration Set:

mdlCheck_config_allPass_codeGen

Start Time:

0

Stop Time:

0.70000000000000007

Checksum:

1470825523 1410407317 4259753331 887237327

Simulink Version:

24.1

Model Version:

9.0

Model Author:

dlheureu

Date:

Wed Apr 24 09:16:14 2024

User ID:

dlheureu

Model Path:

C:\HardDriveFiles\GitRepos\QuadcopterCollection\source\demos\software\codeGen\DO_03_Design\ModeLogic\test_cases\HLR\HLR_02b.slx

Machine Name:

MATHWORKS-XOCW2

Solver Name:

FixedStepDiscrete

Solver Type:

Fixed-Step

Fixed Step Size:

0.10000000000000001

Simulation Start Time:

2024-04-24 09:17:22

Simulation Stop Time:

2024-04-24 09:17:28



Platform:

PCWIN64

Simulation Output

Name	Data Type	Units	Sample Time	Interp	Sync	Link to Plot
Logic.CalibrateSensors	boolean		0.1	zoh	union	Link
Logic.Mode	uint8		0.1	zoh	union	Link

Name	Data Type	Units	Sample Time	Interp	Sync
Logic.CalibrateSensors	boolean		0.1	zoh	union
Logic.Mode	uint8		0.1	zoh	union



[Back to Report Summary](#)[Back to Signal Summary](#)

Req_3

Test Result Information

Result Type: Test Suite Result
Parent: [ModeLogic_HLR_Tests](#)
Start Time: 24-Apr-2024 09:17:30

End Time: 24-Apr-2024 09:17:35
Outcome: Total: 1, Passed: 1

Test Suite Information

Name: Req_3

[Back to Report Summary](#)

3

Test Result Information

Result Type: Test Case Result
Parent: [Req_3](#)
Start Time: 24-Apr-2024 09:17:30
End Time: 24-Apr-2024 09:17:35
Outcome: Passed

Test Case Information

Name: 3
Type: Simulation Test

Test Case Requirements

Description: 22 Enter Initialization from Establish Communications
Document: HLR_ModeLogic.slreqx

Verify Result

Name	
✓	Test Sequence/.../Verify:verify(Logic.Mode == uint8(1))
✓	Test Sequence/.../Verify:verify(Logic.Mode == uint8(1))
✓	Test Sequence/.../Verify:verify(Logic.Mode == uint8(2))

Simulation

System Under Test Information



Model: ModeLogic
Harness: HLR_03
Harness Owner: ModeLogic
Release: Current
Simulation Mode: normal
Override SIL or PIL Mode: 0
Configuration Set: mdlCheck_config_allPass_codeGen
Start Time: 0
Stop Time: 0.60000000000000009
Checksum: 2992849657 486003626 1870948895 140762496
Simulink Version: 24.1
Model Version: 9.0
Model Author: dlheureu
Date: Wed Apr 24 09:16:16 2024
User ID: dlheureu
Model Path: C:\HardDriveFiles\GitRepos\QuadcopterCollection\source\demos\software\codeGen\DO_03_Design\ModeLogic\test_cases\HLR\HLR_03.slx

Machine Name: MATHWORKS-XOCW2
Solver Name: FixedStepDiscrete
Solver Type: Fixed-Step
Fixed Step Size: 0.10000000000000001
Simulation Start Time: 2024-04-24 09:17:30
Simulation Stop Time: 2024-04-24 09:17:35
Platform: PCWIN64

Simulation Output

Name	Data Type	Units	Sample Time	Interp	Sync	Link to Plot
Logic.CalibrateSensors	boolean		0.1	zoh	union	Link
Logic.Mode	uint8		0.1	zoh	union	Link

Name	Data Type	Units	Sample Time	Interp	Sync
Logic.CalibrateSensors	boolean		0.1	zoh	union
Logic.Mode	uint8		0.1	zoh	union



[Back to Report Summary](#)[Back to Signal Summary](#)

Req_4

Test Result Information

Result Type: Test Suite Result
Parent: [ModeLogic HLR Tests](#)
Start Time: 24-Apr-2024 09:17:36

End Time: 24-Apr-2024 09:17:42
Outcome: Total: 1, Passed: 1

Test Suite Information

Name: Req_4

[Back to Report Summary](#)

4

Test Result Information

Result Type: Test Case Result
Parent: [Req_4](#)
Start Time: 24-Apr-2024 09:17:36
End Time: 24-Apr-2024 09:17:42
Outcome: Passed

Test Case Information

Name: 4
Type: Simulation Test

Test Case Requirements

Description: 26 Enter Calibrate Sensors from Initialization
Document: HLR_ModeLogic.slreqx

Description: 27 Enter Calibrate Sensors from Ready for Flight
Document: HLR_ModeLogic.slreqx

Verify Result

Name	
✓	Test Sequence/Calibration_False:verify(Logic.Mode == uint8(2))
✓	Test Sequence/Calibration:verify(Logic.Mode == uint8(2))
✓	Test Sequence/CalibrationDone:verify(Logic.Mode == uint8(3))
✓	Test Sequence/Recalibrate:verify(Logic.Mode == uint8(4))
✓	Test Sequence/Wait:verify(Logic.Mode == uint8(4))
✓	Test Sequence/CalibrationDone2:verify(Logic.Mode == uint8(3))

Simulation

System Under Test Information

Model: ModeLogic

Harness: HLR_04

Harness Owner: ModeLogic

Release: Current

Simulation Mode: normal

Override SIL or PIL Mode: 0

Configuration Set: mdlCheck_config_allPass_codeGen

Start Time: 0

Stop Time: 0.80000000000000004

Checksum: 1375549181 711009554 2065827286 1393999346

Simulink Version: 24.1

Model Version: 9.0

Model Author: dlheureu

Date: Wed Apr 24 09:16:18 2024

User ID: dlheureu

Model Path: C:\HardDriveFiles\GitRepos\QuadcopterCollection\source\demos\software\codeGen\DO_03_Design\ModeLogic\test_cases\HLR\HLR_04.slx

Machine Name: MATHWORKS-XOCW2

Solver Name: FixedStepDiscrete

Solver Type: Fixed-Step

Fixed Step Size: 0.10000000000000001

Simulation Start Time: 2024-04-24 09:17:36



Simulation Stop Time: 2024-04-24 09:17:41

Platform: PCWIN64

Simulation Output

Name	Data Type	Units	Sample Time	Interp	Sync	Link to Plot
Logic.CalibrateSensors	boolean		0.1	zoh	union	Link
Logic.Mode	uint8		0.1	zoh	union	Link

Name	Data Type	Units	Sample Time	Interp	Sync
Logic.CalibrateSensors	boolean		0.1	zoh	union
Logic.Mode	uint8		0.1	zoh	union



[Back to Report Summary](#)[Back to Signal Summary](#)

Req_5

Test Result Information

Result Type: Test Suite Result
Parent: [ModeLogic HLR Tests](#)
Start Time: 24-Apr-2024 09:17:42
End Time: 24-Apr-2024 09:17:47
Outcome: Total: 1, **Passed: 1**

Test Suite Information

Name: Req_5
[Back to Report Summary](#)

5

Test Result Information

Result Type: Test Case Result
Parent: [Req_5](#)
Start Time: 24-Apr-2024 09:17:42
End Time: 24-Apr-2024 09:17:47
Outcome: **Passed**

Test Case Information

Name: 5
Type: Simulation Test

Test Case Requirements

Description: 30 Enter Ready for Flight from Calibration
Document: HLR_ModeLogic.slreqx

Verify Result

Name	
✓	Test Sequence/Calibrating:verify(Logic.Mode == uint8(3))
✓	Test Sequence/WaitForCmd:verify(Logic.Mode == uint8(3))

✓ Test Sequence/CalibrationDone:verify(Logic.Mode == uint8(3))

✓ Test Sequence/Verify:verify(Logic.Mode == uint8(4))

Simulation



System Under Test Information

Model:	ModeLogic
Harness:	HLR_05
Harness Owner:	ModeLogic
Release:	Current
Simulation Mode:	normal
Override SIL or PIL Mode:	0
Configuration Set:	mdlCheck_config_allPass_codeGen
Start Time:	0
Stop Time:	0.60000000000000009
Checksum:	1213831896 4273081740 2718045221 1199784823
Simulink Version:	24.1
Model Version:	9.0
Model Author:	dlheureu
Date:	Wed Apr 24 09:16:20 2024
User ID:	dlheureu
Model Path:	C:\HardDriveFiles\GitRepos\QuadcopterCollection \source\demos\software\codeGen\DO_03_Design\ ModeLogic\test_cases\HLR\HLR_05.slx
Machine Name:	MATHWORKS-XOCW2
Solver Name:	FixedStepDiscrete
Solver Type:	Fixed-Step
Fixed Step Size:	0.10000000000000001
Simulation Start Time:	2024-04-24 09:17:42
Simulation Stop Time:	2024-04-24 09:17:47
Platform:	PCWIN64

Simulation Output

Name	Data Type	Units	Sample Time	Interp	Sync	Link to Plot
Logic.CalibrateSensors	boolean		0.1	zoh	union	Link
Logic.Mode	uint8		0.1	zoh	union	Link

Name	Data Type	Units	Sample Time	Interp	Sync
Logic.CalibrateSensors	boolean		0.1	zoh	union
Logic.Mode	uint8		0.1	zoh	union



[Back to Report Summary](#)[Back to Signal Summary](#)

Req_6

Test Result Information

Result Type: Test Suite Result
Parent: [ModeLogic HLR Tests](#)
Start Time: 24-Apr-2024 09:17:48
End Time: 24-Apr-2024 09:17:55
Outcome: Total: 1, **Passed: 1**

Test Suite Information

Name: Req_6

[Back to Report Summary](#)

6

Test Result Information

Result Type: Test Case Result
Parent: [Req_6](#)
Start Time: 24-Apr-2024 09:17:48
End Time: 24-Apr-2024 09:17:55
Outcome: **Passed**

Test Case Information

Name: 6
Type: Simulation Test

Test Case Requirements

Description: 34 Enter Track Altitude from Ready for Flight
Document: HLR_ModeLogic.slreqx

Description: 35 Enter Track Altitude from Lost Ball
Document: HLR_ModeLogic.slreqx

Verify Result

Name
✓ Test Sequence/Wait:verify(Logic.Mode == uint8(4))
✓ Test Sequence/Ball_Appears:verify(Logic.Mode == uint8(4))
✓ Test Sequence/TrackAlt:verify(Logic.Mode == uint8(5))
✓ Test Sequence/Wait1:verify(Logic.Mode == uint8(7))
✓ Test Sequence/Ball_Reappears:verify(Logic.Mode == uint8(7))
✓ Test Sequence/Verify:verify(Logic.Mode == uint8(5))

Simulation

System Under Test Information

Model: ModeLogic
Harness: HLR_06
Harness Owner: ModeLogic
Release: Current
Simulation Mode: normal
Override SIL or PIL Mode: 0
Configuration Set: mdlCheck_config_allPass_codeGen
Start Time: 0
Stop Time: 1
Checksum: 1286097635 2646340218 1527114471 3564935500
Simulink Version: 24.1
Model Version: 9.0
Model Author: dlheureu
Date: Wed Apr 24 09:16:23 2024
User ID: dlheureu
Model Path: C:\HardDriveFiles\GitRepos\QuadcopterCollection
\source\demos\software\codeGen\DO_03_Design\
ModeLogic\test_cases\HLR\HLR_06.slx
Machine Name: MATHWORKS-XOCW2
Solver Name: FixedStepDiscrete
Solver Type: Fixed-Step

Fixed Step Size:0.10000000000000001

Simulation Start Time:2024-04-24 09:17:48



Simulation Stop Time:2024-04-24 09:17:54

Platform:PCWIN64

Simulation Output

Name	Data Type	Units	Sample Time	Interp	Sync	Link to Plot
Logic.CalibrateSensors	boolean		0.1	zoh	union	Link
Logic.Mode	uint8		0.1	zoh	union	Link

Name	Data Type	Units	Sample Time	Interp	Sync
Logic.CalibrateSensors	boolean		0.1	zoh	union
Logic.Mode	uint8		0.1	zoh	union



[Back to Report Summary](#)[Back to Signal Summary](#)

Req_7

Test Result Information

Result Type: Test Suite Result
Parent: [ModeLogic HLR Tests](#)
Start Time: 24-Apr-2024 09:17:55

End Time: 24-Apr-2024 09:18:01
Outcome: Total: 1, Passed: 1

Test Suite Information

Name: Req_7

[Back to Report Summary](#)

7

Test Result Information

Result Type: Test Case Result
Parent: [Req_7](#)
Start Time: 24-Apr-2024 09:17:55
End Time: 24-Apr-2024 09:18:01
Outcome: Passed

Test Case Information

Name: 7
Type: Simulation Test

Test Case Requirements

Description: 38 The Track Altitude and Position mode shall be entered only from th...

Document: HLR_ModeLogic.slreqx

Description: 39 The Track Altitude and Position mode shall be entered only from th...

Document: HLR_ModeLogic.slreqx

Verify Result

Name	
✓	Test Sequence/JustUnder10cmAGL:verify(Logic.Mode == uint8(5))
✓	Test Sequence/At10cmAGL:verify(Logic.Mode == uint8(5))
✓	Test Sequence/Verify1:verify(Logic.Mode == uint8(6))
✓	Test Sequence/Wait:verify(Logic.Mode == uint8(7))

✔	Test Sequence/Ball_Reappears:verify(Logic.Mode == uint8(7))
✔	Test Sequence/Verify2:verify(Logic.Mode == uint8(6))
✔	Test Sequence/Ball_Reappears2:verify(Logic.Mode == uint8(7))
✔	Test Sequence/Verify3:verify(Logic.Mode ~= uint8(6))

Simulation



System Under Test Information

Model:	ModeLogic
Harness:	HLR_07
Harness Owner:	ModeLogic
Release:	Current
Simulation Mode:	normal
Override SIL or PIL Mode:	0
Configuration Set:	mdlCheck_config_allPass_codeGen
Start Time:	0
Stop Time:	1.4000000000000001
Checksum:	1501066609 3608806210 799304963 2458471702
Simulink Version:	24.1
Model Version:	9.0
Model Author:	dlheureu
Date:	Wed Apr 24 09:16:26 2024
User ID:	dlheureu
Model Path:	C:\HardDriveFiles\GitRepos\QuadcopterCollection\source\demos\software\codeGen\DO_03_Design\ModeLogic\test_cases\HLR\HLR_07.slx
Machine Name:	MATHWORKS-XOCW2
Solver Name:	FixedStepDiscrete
Solver Type:	Fixed-Step
Fixed Step Size:	0.10000000000000001
Simulation Start Time:	2024-04-24 09:17:55
Simulation Stop Time:	2024-04-24 09:18:00
Platform:	PCWIN64

Simulation Output

Name	Data Type	Units	Sample Time	Interp	Sync	Link to Plot
Logic.CalibrateSensors	boolean		0.1	zoh	union	Link
Logic.Mode	uint8		0.1	zoh	union	Link

Name	Data Type	Units	Sample Time	Interp	Sync
Logic.CalibrateSensors	boolean		0.1	zoh	union
Logic.Mode	uint8		0.1	zoh	union



[Back to Report Summary](#)[Back to Signal Summary](#)

Req_8

Test Result Information

Result Type: Test Suite Result
Parent: [ModeLogic HLR Tests](#)
Start Time: 24-Apr-2024 09:18:02
End Time: 24-Apr-2024 09:18:08
Outcome: Total: 1, **Passed: 1**

Test Suite Information

Name: Req_8

[Back to Report Summary](#)

8

Test Result Information

Result Type: Test Case Result
Parent: [Req_8](#)
Start Time: 24-Apr-2024 09:18:02
End Time: 24-Apr-2024 09:18:08
Outcome: **Passed**

Test Case Information

Name: 8
Type: Simulation Test

Test Case Requirements

Description: 42 Enter Lost Ball from Track Altitude
Document: HLR_ModeLogic.slreqx

Description: 42 Enter Lost Ball from Track Altitude and Position
Document: HLR_ModeLogic.slreqx

Verify Result

Name
✓ Test Sequence/Wait:verify(Logic.Mode == uint8(5))
✓ Test Sequence/Ball_Disappears:verify(Logic.Mode == uint8(5))
✓ Test Sequence/Ball_Reappears:verify(Logic.Mode == uint8(7))
✓ Test Sequence/Wait1:verify(Logic.Mode == uint8(6))
✓ Test Sequence/Ball_Disappears1:verify(Logic.Mode == uint8(6))
✓ Test Sequence/Verify:verify(Logic.Mode == uint8(7))

Simulation

System Under Test Information

Model: ModeLogic
Harness: HLR_08
Harness Owner: ModeLogic
Release: Current
Simulation Mode: normal
Override SIL or PIL Mode: 0
Configuration Set: mdlCheck_config_allPass_codeGen
Start Time: 0
Stop Time: 1.1000000000000001
Checksum: 3859453633 2368013491 1088755540 2963107832
Simulink Version: 24.1
Model Version: 9.0
Model Author: dlheureu
Date: Wed Apr 24 09:16:28 2024
User ID: dlheureu
Model Path: C:\HardDriveFiles\GitRepos\QuadcopterCollection
\source\demos\software\codeGen\DO_03_Design\
ModeLogic\test_cases\HLR\HLR_08.slx
Machine Name: MATHWORKS-XOCW2
Solver Name: FixedStepDiscrete
Solver Type: Fixed-Step

Fixed Step Size:0.10000000000000001

Simulation Start Time:2024-04-24 09:18:02



Simulation Stop Time:2024-04-24 09:18:07

Platform:PCWIN64

Simulation Output

Name	Data Type	Units	Sample Time	Interp	Sync	Link to Plot
Logic.CalibrateSensors	boolean		0.1	zoh	union	Link
Logic.Mode	uint8		0.1	zoh	union	Link

Name	Data Type	Units	Sample Time	Interp	Sync
Logic.CalibrateSensors	boolean		0.1	zoh	union
Logic.Mode	uint8		0.1	zoh	union



[Back to Report Summary](#)[Back to Signal Summary](#)

Req_9

Test Result Information

Result Type: Test Suite Result
Parent: [ModeLogic HLR Tests](#)
Start Time: 24-Apr-2024 09:18:09

End Time: 24-Apr-2024 09:18:41
Outcome: Total: 5, Passed: 5

Test Suite Information

Name: Req_9

[Back to Report Summary](#)

9a

Test Result Information

Result Type: Test Case Result
Parent: [Req_9](#)
Start Time: 24-Apr-2024 09:18:09
End Time: 24-Apr-2024 09:18:15
Outcome: Passed

Test Case Information

Name: 9a
Type: Simulation Test

Test Case Requirements

Description: 47 Enter Land from Track Altitude
Document: HLR_ModeLogic.slreqx

Verify Result

Name	
✓	Test Sequence/Wait:verify(Logic.Mode == uint8(5))
✓	Test Sequence/Land_Commanded:verify(Logic.Mode == uint8(5))
✓	Test Sequence/Verify:verify(Logic.Mode == uint8(8))

Simulation

System Under Test Information



Model: ModeLogic
Harness: HLR_09a
Harness Owner: ModeLogic
Release: Current
Simulation Mode: normal
Override SIL or PIL Mode: 0
Configuration Set: mdlCheck_config_allPass_codeGen
Start Time: 0
Stop Time: 0.70000000000000007
Checksum: 4294914727 226332226 2271478317 4185540298
Simulink Version: 24.1
Model Version: 9.0
Model Author: dlheureu
Date: Wed Apr 24 09:16:30 2024
User ID: dlheureu
Model Path: C:\HardDriveFiles\GitRepos\QuadcopterCollection\source\demos\software\codeGen\DO_03_Design\ModeLogic\test_cases\HLR\HLR_09a.slx

Machine Name: MATHWORKS-XOCW2
Solver Name: FixedStepDiscrete
Solver Type: Fixed-Step
Fixed Step Size: 0.10000000000000001
Simulation Start Time: 2024-04-24 09:18:09
Simulation Stop Time: 2024-04-24 09:18:14
Platform: PCWIN64

Simulation Output

Name	Data Type	Units	Sample Time	Interp	Sync	Link to Plot
Logic.CalibrateSensors	boolean		0.1	zoh	union	Link
Logic.Mode	uint8		0.1	zoh	union	Link

Name	Data Type	Units	Sample Time	Interp	Sync
Logic.CalibrateSensors	boolean		0.1	zoh	union
Logic.Mode	uint8		0.1	zoh	union



[Back to Report Summary](#)[Back to Signal Summary](#)

9b

Test Result Information

Result Type: Test Case Result
Parent: [Req_9](#)
Start Time: 24-Apr-2024 09:18:15

End Time: 24-Apr-2024 09:18:21
Outcome: Passed

Test Case Information

Name: 9b
Type: Simulation Test

Test Case Requirements

Description: 47 Enter Land from Track Altitude and Position
Document: HLR_ModeLogic.slreqx

Verify Result

Name	
✔	Test Sequence/Wait:verify(Logic.Mode == uint8(6))
✔	Test Sequence/Land_Commanded:verify(Logic.Mode == uint8(6))
✔	Test Sequence/Verify:verify(Logic.Mode == uint8(8))

Simulation

System Under Test Information

Model: ModeLogic
Harness: HLR_09b
Harness Owner: ModeLogic
Release: Current
Simulation Mode: normal
Override SIL or PIL Mode: 0
Configuration Set: mdlCheck_config_allPass_codeGen
Start Time: 0
Stop Time: 0.80000000000000004
Checksum: 3245911662 625291025 2003545545 778877323
Simulink Version: 24.1
Model Version: 9.0
Model Author: dlheureu
Date: Wed Apr 24 09:16:32 2024
User ID: dlheureu

Model Path:

Machine Name:

Solver Name:

Solver Type:

Fixed Step Size:

Simulation Start Time:

Simulation Stop Time:



Platform:

C:\HardDriveFiles\GitRepos\QuadcopterCollection\source\demos\software\codeGen\DO_03_Design\ModeLogic\test_cases\HLR\HLR_09b.slx
MATHWORKS-XOCW2
FixedStepDiscrete
Fixed-Step
0.100000000000000001
2024-04-24 09:18:15
2024-04-24 09:18:20
PCWIN64

Simulation Output

Name	Data Type	Units	Sample Time	Interp	Sync	Link to Plot
Logic.CalibrateSensors	boolean		0.1	zoh	union	Link
Logic.Mode	uint8		0.1	zoh	union	Link

Name	Data Type	Units	Sample Time	Interp	Sync
Logic.CalibrateSensors	boolean		0.1	zoh	union
Logic.Mode	uint8		0.1	zoh	union



[Back to Report Summary](#)[Back to Signal Summary](#)

9c

Test Result Information

Result Type: Test Case Result
Parent: [Req_9](#)
Start Time: 24-Apr-2024 09:18:21

End Time: 24-Apr-2024 09:18:27
Outcome: Passed

Test Case Information

Name: 9c
Type: Simulation Test

Test Case Requirements

Description: 47 Enter Land from Track Altitude
Document: HLR_ModeLogic.slreqx

Verify Result

Name	
✓	Test Sequence/Wait:verify(Logic.Mode == uint8(5))
✓	Test Sequence/Low_Battery:verify(Logic.Mode == uint8(5))
✓	Test Sequence/Verify:verify(Logic.Mode == uint8(8))

Simulation

System Under Test Information

Model: ModeLogic
Harness: HLR_09c
Harness Owner: ModeLogic
Release: Current
Simulation Mode: normal
Override SIL or PIL Mode: 0
Configuration Set: mdlCheck_config_allPass_codeGen
Start Time: 0
Stop Time: 0.70000000000000007
Checksum: 3935441830 2978317333 1936586048 424522068
Simulink Version: 24.1
Model Version: 9.0
Model Author: dlheureu
Date: Wed Apr 24 09:16:34 2024
User ID: dlheureu

Model Path:

Machine Name:

Solver Name:

Solver Type:

Fixed Step Size:

Simulation Start Time:

Simulation Stop Time:



Platform:

C:\HardDriveFiles\GitRepos\QuadcopterCollection\source\demos\software\codeGen\DO_03_Design\ModeLogic\test_cases\HLR\HLR_09c.slx
MATHWORKS-XOCW2
FixedStepDiscrete
Fixed-Step
0.100000000000000001
2024-04-24 09:18:22
2024-04-24 09:18:27
PCWIN64

Simulation Output

Name	Data Type	Units	Sample Time	Interp	Sync	Link to Plot
Logic.CalibrateSensors	boolean		0.1	zoh	union	Link
Logic.Mode	uint8		0.1	zoh	union	Link

Name	Data Type	Units	Sample Time	Interp	Sync
Logic.CalibrateSensors	boolean		0.1	zoh	union
Logic.Mode	uint8		0.1	zoh	union



[Back to Report Summary](#)[Back to Signal Summary](#)

9d

Test Result Information

Result Type: Test Case Result
Parent: [Req_9](#)
Start Time: 24-Apr-2024 09:18:27

End Time: 24-Apr-2024 09:18:32
Outcome: Passed

Test Case Information

Name: 9d
Type: Simulation Test

Test Case Requirements

Description: 47 Enter Land from Track Altitude and Position
Document: HLR_ModeLogic.slreqx

Verify Result

Name	
✓	Test Sequence/Wait:verify(Logic.Mode == uint8(6))
✓	Test Sequence/Low_Battery:verify(Logic.Mode == uint8(6))
✓	Test Sequence/Verify:verify(Logic.Mode == uint8(8))

Simulation

System Under Test Information

Model: ModeLogic
Harness: HLR_09d
Harness Owner: ModeLogic
Release: Current
Simulation Mode: normal
Override SIL or PIL Mode: 0
Configuration Set: mdlCheck_config_allPass_codeGen
Start Time: 0
Stop Time: 0.80000000000000004
Checksum: 1338919035 311269410 2348024333 3883069384
Simulink Version: 24.1
Model Version: 9.0
Model Author: dlheureu
Date: Wed Apr 24 09:16:36 2024
User ID: dlheureu

Model Path:

Machine Name:

Solver Name:

Solver Type:

Fixed Step Size:

Simulation Start Time:

Simulation Stop Time:



Platform:

C:\HardDriveFiles\GitRepos\QuadcopterCollection\source\demos\software\codeGen\DO_03_Design\ModeLogic\test_cases\HLR\HLR_09d.slx
MATHWORKS-XOCW2
FixedStepDiscrete
Fixed-Step
0.100000000000000001
2024-04-24 09:18:27
2024-04-24 09:18:31
PCWIN64

Simulation Output

Name	Data Type	Units	Sample Time	Interp	Sync	Link to Plot
Logic.CalibrateSensors	boolean		0.1	zoh	union	Link
Logic.Mode	uint8		0.1	zoh	union	Link

Name	Data Type	Units	Sample Time	Interp	Sync
Logic.CalibrateSensors	boolean		0.1	zoh	union
Logic.Mode	uint8		0.1	zoh	union



[Back to Report Summary](#)[Back to Signal Summary](#)

9e

Test Result Information

Result Type: Test Case Result
Parent: [Req_9](#)
Start Time: 24-Apr-2024 09:18:32

End Time: 24-Apr-2024 09:18:41
Outcome: Passed

Test Case Information

Name: 9e
Type: Simulation Test

Test Case Requirements

Description: 43 Enter Land from Lost Ball
Document: HLR_ModeLogic.slreqx

Verify Result

Name	
✓	Test Sequence/Check_Lost_Ball_Mode:verify(Logic.Mode == uint8(7))
✓	Test Sequence/Land:verify(Logic.Mode == uint8(8))

Simulation

System Under Test Information

Model: ModeLogic
Harness: HLR_09e
Harness Owner: ModeLogic
Release: Current
Simulation Mode: normal
Override SIL or PIL Mode: 0
Configuration Set: mdlCheck_config_allPass_codeGen
Start Time: 0
Stop Time: 3.6000000000000001
Checksum: 1971540904 2497937822 1453171605 1289752804
Simulink Version: 24.1
Model Version: 9.0
Model Author: dlheureu
Date: Wed Apr 24 09:16:38 2024
User ID: dlheureu

Model Path:

Machine Name:

Solver Name:

Solver Type:

Fixed Step Size:

Simulation Start Time:

Simulation Stop Time:



Platform:

C:\HardDriveFiles\GitRepos\QuadcopterCollection\source\demos\software\codeGen\DO_03_Design\ModeLogic\test_cases\HLR\HLR_09e.slx
MATHWORKS-XOCW2
FixedStepDiscrete
Fixed-Step
0.100000000000000001
2024-04-24 09:18:32
2024-04-24 09:18:40
PCWIN64

Simulation Output

Name	Data Type	Units	Sample Time	Interp	Sync	Link to Plot
Logic.CalibrateSensors	boolean		0.1	zoh	union	Link
Logic.Mode	uint8		0.1	zoh	union	Link

Name	Data Type	Units	Sample Time	Interp	Sync
Logic.CalibrateSensors	boolean		0.1	zoh	union
Logic.Mode	uint8		0.1	zoh	union



[Back to Report Summary](#)[Back to Signal Summary](#)

Req_10

Test Result Information

Result Type: Test Suite Result
Parent: [ModeLogic HLR Tests](#)
Start Time: 24-Apr-2024 09:18:42

End Time: 24-Apr-2024 09:20:03
Outcome: Total: 12, Passed: 12

Test Suite Information

Name: Req_10

[Back to Report Summary](#)

10a

Test Result Information

Result Type: Test Case Result
Parent: [Req_10](#)
Start Time: 24-Apr-2024 09:18:42
End Time: 24-Apr-2024 09:18:48
Outcome: Passed

Test Case Information

Name: 10a
Type: Simulation Test

Test Case Requirements

Description: 51 Enter Crash
Document: HLR_ModeLogic.slreqx

Verify Result

Name	
✓	Test Sequence/Wait:verify(Logic.Mode == uint8(5))
✓	Test Sequence/Crash_Commanded:verify(Logic.Mode == uint8(5))
✓	Test Sequence/Verify:verify(Logic.Mode == uint8(9))

Simulation

System Under Test Information



Model: ModeLogic
Harness: HLR_10a
Harness Owner: ModeLogic
Release: Current
Simulation Mode: normal
Override SIL or PIL Mode: 0
Configuration Set: mdlCheck_config_allPass_codeGen
Start Time: 0
Stop Time: 0.70000000000000007
Checksum: 3208356064 3655224588 1088956932 1093231159
Simulink Version: 24.1
Model Version: 9.0
Model Author: dlheureu
Date: Wed Apr 24 09:16:40 2024
User ID: dlheureu
Model Path: C:\HardDriveFiles\GitRepos\QuadcopterCollection\source\demos\software\codeGen\DO_03_Design\ModeLogic\test_cases\HLR\HLR_10a.slx

Machine Name: MATHWORKS-XOCW2
Solver Name: FixedStepDiscrete
Solver Type: Fixed-Step
Fixed Step Size: 0.10000000000000001
Simulation Start Time: 2024-04-24 09:18:43
Simulation Stop Time: 2024-04-24 09:18:47
Platform: PCWIN64

Simulation Output

Name	Data Type	Units	Sample Time	Interp	Sync	Link to Plot
Logic.CalibrateSensors	boolean		0.1	zoh	union	Link
Logic.Mode	uint8		0.1	zoh	union	Link

Name	Data Type	Units	Sample Time	Interp	Sync
Logic.CalibrateSensors	boolean		0.1	zoh	union
Logic.Mode	uint8		0.1	zoh	union



[Back to Report Summary](#)[Back to Signal Summary](#)

10a2

Test Result Information

Result Type: Test Case Result
Parent: [Req_10](#)
Start Time: 24-Apr-2024 09:18:48

End Time: 24-Apr-2024 09:18:54
Outcome: Passed

Test Case Information

Name: 10a2
Type: Simulation Test

Test Case Requirements

Description: 51 Enter Crash
Document: HLR_ModeLogic.slreqx

Verify Result

Name	
✔	Test Sequence/Wait:verify(Logic.Mode == uint8(7))
✔	Test Sequence/Crash_Commanded:verify(Logic.Mode == uint8(7))
✔	Test Sequence/Verify:verify(Logic.Mode == uint8(9))

Simulation

System Under Test Information

Model: ModeLogic
Harness: HLR_10a2
Harness Owner: ModeLogic
Release: Current
Simulation Mode: normal
Override SIL or PIL Mode: 0
Configuration Set: mdlCheck_config_allPass_codeGen
Start Time: 0
Stop Time: 0.80000000000000004
Checksum: 447568673 3799650956 3460315543 1146649171
Simulink Version: 24.1
Model Version: 9.0
Model Author: dlheureu
Date: Wed Apr 24 09:16:42 2024
User ID: dlheureu

Model Path:

Machine Name:

Solver Name:

Solver Type:

Fixed Step Size:

Simulation Start Time:

Simulation Stop Time:



Platform:

C:\HardDriveFiles\GitRepos\QuadcopterCollection\source\demos\software\codeGen\DO_03_Design\ModeLogic\test_cases\HLR\HLR_10a2.slx
MATHWORKS-XOCW2
FixedStepDiscrete
Fixed-Step
0.100000000000000001
2024-04-24 09:18:48
2024-04-24 09:18:53
PCWIN64

Simulation Output

Name	Data Type	Units	Sample Time	Interp	Sync	Link to Plot
Logic.CalibrateSensors	boolean		0.1	zoh	union	Link
Logic.Mode	uint8		0.1	zoh	union	Link

Name	Data Type	Units	Sample Time	Interp	Sync
Logic.CalibrateSensors	boolean		0.1	zoh	union
Logic.Mode	uint8		0.1	zoh	union



[Back to Report Summary](#)[Back to Signal Summary](#)

10b

Test Result Information

Result Type: Test Case Result
Parent: [Req_10](#)
Start Time: 24-Apr-2024 09:18:54

End Time: 24-Apr-2024 09:19:00
Outcome: Passed

Test Case Information

Name: 10b
Type: Simulation Test

Test Case Requirements

Description: 51 Enter Crash
Document: HLR_ModeLogic.slreqx

Verify Result

Name	
✓	Test Sequence/Wait:verify(Logic.Mode == uint8(6))
✓	Test Sequence/Crash_Commanded:verify(Logic.Mode == uint8(6))
✓	Test Sequence/Verify:verify(Logic.Mode == uint8(9))

Simulation

System Under Test Information

Model: ModeLogic
Harness: HLR_10b
Harness Owner: ModeLogic
Release: Current
Simulation Mode: normal
Override SIL or PIL Mode: 0
Configuration Set: mdlCheck_config_allPass_codeGen
Start Time: 0
Stop Time: 0.80000000000000004
Checksum: 8885148 94773560 2012439319 856136464
Simulink Version: 24.1
Model Version: 9.0
Model Author: dlheureu
Date: Wed Apr 24 09:16:44 2024
User ID: dlheureu

Model Path:

Machine Name:

Solver Name:

Solver Type:

Fixed Step Size:

Simulation Start Time:

Simulation Stop Time:



Platform:

C:\HardDriveFiles\GitRepos\QuadcopterCollection\source\demos\software\codeGen\DO_03_Design\ModeLogic\test_cases\HLR\HLR_10b.slx
MATHWORKS-XOCW2
FixedStepDiscrete
Fixed-Step
0.100000000000000001
2024-04-24 09:18:54
2024-04-24 09:19:00
PCWIN64

Simulation Output

Name	Data Type	Units	Sample Time	Interp	Sync	Link to Plot
Logic.CalibrateSensors	boolean		0.1	zoh	union	Link
Logic.Mode	uint8		0.1	zoh	union	Link

Name	Data Type	Units	Sample Time	Interp	Sync
Logic.CalibrateSensors	boolean		0.1	zoh	union
Logic.Mode	uint8		0.1	zoh	union



[Back to Report Summary](#)[Back to Signal Summary](#)

10c

Test Result Information

Result Type: Test Case Result
Parent: [Req_10](#)
Start Time: 24-Apr-2024 09:19:00

End Time: 24-Apr-2024 09:19:06
Outcome: Passed

Test Case Information

Name: 10c
Type: Simulation Test

Test Case Requirements

Description: 51 Enter Crash
Document: HLR_ModeLogic.slreqx

Verify Result

Name	
	Test Sequence/Verify:verify(Logic.Mode == uint8(9))

Simulation

System Under Test Information

Model: ModeLogic
Harness: HLR_10c
Harness Owner: ModeLogic
Release: Current
Simulation Mode: normal
Override SIL or PIL Mode: 0
Configuration Set: mdlCheck_config_allPass_codeGen
Start Time: 0
Stop Time: 0.80000000000000004
Checksum: 3624242641 226900503 4041475543 169733158
Simulink Version: 24.1
Model Version: 9.0
Model Author: dlheureu
Date: Wed Apr 24 09:16:46 2024
User ID: dlheureu
Model Path: C:\HardDriveFiles\GitRepos\QuadcopterCollection\source\demos\software\codeGen\DO_03_Design\ModeLogic\test_cases\HLR\HLR_10c.slx

Machine Name:

Solver Name:

Solver Type:

Fixed Step Size:

Simulation Start Time:

Simulation Stop Time:



Platform:

MATHWORKS-XOCW2
FixedStepDiscrete
Fixed-Step
0.100000000000000001
2024-04-24 09:19:00
2024-04-24 09:19:05
PCWIN64

Simulation Output

Name	Data Type	Units	Sample Time	Interp	Sync	Link to Plot
Logic.CalibrateSensors	boolean		0.1	zoh	union	Link
Logic.Mode	uint8		0.1	zoh	union	Link

Name	Data Type	Units	Sample Time	Interp	Sync
Logic.CalibrateSensors	boolean		0.1	zoh	union
Logic.Mode	uint8		0.1	zoh	union



[Back to Report Summary](#)[Back to Signal Summary](#)

10d

Test Result Information

Result Type: Test Case Result
Parent: [Req_10](#)
Start Time: 24-Apr-2024 09:19:07

End Time: 24-Apr-2024 09:19:13
Outcome: Passed

Test Case Information

Name: 10d
Type: Simulation Test

Test Case Requirements

Description: 51 Enter Crash
Document: HLR_ModeLogic.slreqx

Verify Result

Name	
✓	Test Sequence/Pitch_Crash_EqualToThreshold:verify(Logic.Mode == uint8(5))
✓	Test Sequence/Pitch_Crash_Detected:verify(Logic.Mode == uint8(5))
✓	Test Sequence/Verify:verify(Logic.Mode == uint8(9))

Simulation

System Under Test Information

Model: ModeLogic
Harness: HLR_10d
Harness Owner: ModeLogic
Release: Current
Simulation Mode: normal
Override SIL or PIL Mode: 0
Configuration Set: mdlCheck_config_allPass_codeGen
Start Time: 0
Stop Time: 0.70000000000000007
Checksum: 2032360393 1269769686 3090276879 1291089205
Simulink Version: 24.1
Model Version: 9.0
Model Author: dlheureu
Date: Wed Apr 24 09:16:50 2024
User ID: dlheureu

Model Path:

Machine Name:

Solver Name:

Solver Type:

Fixed Step Size:

Simulation Start Time:

Simulation Stop Time:



Platform:

C:\HardDriveFiles\GitRepos\QuadcopterCollection\source\demos\software\codeGen\DO_03_Design\ModeLogic\test_cases\HLR\HLR_10d.slx
MATHWORKS-XOCW2
FixedStepDiscrete
Fixed-Step
0.100000000000000001
2024-04-24 09:19:07
2024-04-24 09:19:12
PCWIN64

Simulation Output

Name	Data Type	Units	Sample Time	Interp	Sync	Link to Plot
Logic.CalibrateSensors	boolean		0.1	zoh	union	Link
Logic.Mode	uint8		0.1	zoh	union	Link

Name	Data Type	Units	Sample Time	Interp	Sync
Logic.CalibrateSensors	boolean		0.1	zoh	union
Logic.Mode	uint8		0.1	zoh	union



[Back to Report Summary](#)[Back to Signal Summary](#)

10d2

Test Result Information

Result Type: Test Case Result
Parent: [Req_10](#)
Start Time: 24-Apr-2024 09:19:14

End Time: 24-Apr-2024 09:19:23
Outcome: Passed

Test Case Information

Name: 10d2
Type: Simulation Test

Test Case Requirements

Description: 51 Enter Crash
Document: HLR_ModeLogic.slreqx

Verify Result

Name	
✓	Test Sequence/Pitch_Crash_EqualToThreshold:verify(Logic.Mode == uint8(7))
✓	Test Sequence/Pitch_Crash_Detected:verify(Logic.Mode == uint8(7))
✓	Test Sequence/Verify:verify(Logic.Mode == uint8(9))

Simulation

System Under Test Information

Model: ModeLogic
Harness: HLR_10d2
Harness Owner: ModeLogic
Release: Current
Simulation Mode: normal
Override SIL or PIL Mode: 0
Configuration Set: mdlCheck_config_allPass_codeGen
Start Time: 0
Stop Time: 0.80000000000000004
Checksum: 1235230628 2083156807 2490666991 1609374721
Simulink Version: 24.1
Model Version: 9.0
Model Author: dlheureu
Date: Wed Apr 24 09:16:52 2024
User ID: dlheureu

Model Path:

Machine Name:

Solver Name:

Solver Type:

Fixed Step Size:

Simulation Start Time:

Simulation Stop Time:



Platform:

C:\HardDriveFiles\GitRepos\QuadcopterCollection\source\demos\software\codeGen\DO_03_Design\ModeLogic\test_cases\HLR\HLR_10d2.slx
MATHWORKS-XOCW2
FixedStepDiscrete
Fixed-Step
0.100000000000000001
2024-04-24 09:19:14
2024-04-24 09:19:22
PCWIN64

Simulation Output

Name	Data Type	Units	Sample Time	Interp	Sync	Link to Plot
Logic.CalibrateSensors	boolean		0.1	zoh	union	Link
Logic.Mode	uint8		0.1	zoh	union	Link

Name	Data Type	Units	Sample Time	Interp	Sync
Logic.CalibrateSensors	boolean		0.1	zoh	union
Logic.Mode	uint8		0.1	zoh	union



[Back to Report Summary](#)[Back to Signal Summary](#)

10e

Test Result Information

Result Type:	Test Case Result
Parent:	Req_10
Start Time:	24-Apr-2024 09:19:24

End Time: 24-Apr-2024 09:19:30
Outcome: Passed

Test Case Information

Name: 10e
Type: Simulation Test

Test Case Requirements

Description: 51 Enter Crash
Document: HLR_ModeLogic.slreqx

Verify Result

Name	
✓	Test Sequence/Pitch_Crash_EqualToThreshold:verify(Logic.Mode == uint8(6))
✓	Test Sequence/Pitch_Crash_Detected:verify(Logic.Mode == uint8(6))
✓	Test Sequence/Verify:verify(Logic.Mode == uint8(9))

Simulation

System Under Test Information

Model: ModeLogic
Harness: HLR_10e
Harness Owner: ModeLogic
Release: Current
Simulation Mode: normal
Override SIL or PIL Mode: 0
Configuration Set: mdlCheck_config_allPass_codeGen
Start Time: 0
Stop Time: 0.80000000000000004
Checksum: 3701362150 882023485 4233504452 3243646305
Simulink Version: 24.1
Model Version: 9.0
Model Author: dlheureu
Date: Wed Apr 24 09:16:54 2024
User ID: dlheureu

Model Path:

Machine Name:

Solver Name:

Solver Type:

Fixed Step Size:

Simulation Start Time:

Simulation Stop Time:



Platform:

C:\HardDriveFiles\GitRepos\QuadcopterCollection\source\demos\software\codeGen\DO_03_Design\ModeLogic\test_cases\HLR\HLR_10e.slx
MATHWORKS-XOCW2
FixedStepDiscrete
Fixed-Step
0.100000000000000001
2024-04-24 09:19:24
2024-04-24 09:19:30
PCWIN64

Simulation Output

Name	Data Type	Units	Sample Time	Interp	Sync	Link to Plot
Logic.CalibrateSensors	boolean		0.1	zoh	union	Link
Logic.Mode	uint8		0.1	zoh	union	Link

Name	Data Type	Units	Sample Time	Interp	Sync
Logic.CalibrateSensors	boolean		0.1	zoh	union
Logic.Mode	uint8		0.1	zoh	union



[Back to Report Summary](#)[Back to Signal Summary](#)

10f

Test Result Information

Result Type: Test Case Result
Parent: [Req_10](#)
Start Time: 24-Apr-2024 09:19:30

End Time: 24-Apr-2024 09:19:35
Outcome: Passed

Test Case Information

Name: 10f
Type: Simulation Test

Test Case Requirements

Description: 51 Enter Crash
Document: HLR_ModeLogic.slreqx

Verify Result

Name	
✓	Test Sequence/Pitch_Crash_EqualToThreshold:verify(Logic.Mode == uint8(8))
✓	Test Sequence/Pitch_Crash_Detected:verify(Logic.Mode == uint8(8))
✓	Test Sequence/Verify:verify(Logic.Mode == uint8(9))

Simulation

System Under Test Information

Model: ModeLogic
Harness: HLR_10f
Harness Owner: ModeLogic
Release: Current
Simulation Mode: normal
Override SIL or PIL Mode: 0
Configuration Set: mdlCheck_config_allPass_codeGen
Start Time: 0
Stop Time: 0.90000000000000002
Checksum: 2518169220 1744714773 975360826 2278861835
Simulink Version: 24.1
Model Version: 9.0
Model Author: dlheureu
Date: Wed Apr 24 09:16:56 2024
User ID: dlheureu

Model Path:

Machine Name:

Solver Name:

Solver Type:

Fixed Step Size:

Simulation Start Time:

Simulation Stop Time:



Platform:

C:\HardDriveFiles\GitRepos\QuadcopterCollection\source\demos\software\codeGen\DO_03_Design\ModeLogic\test_cases\HLR\HLR_10f.slx
MATHWORKS-XOCW2
FixedStepDiscrete
Fixed-Step
0.100000000000000001
2024-04-24 09:19:31
2024-04-24 09:19:35
PCWIN64

Simulation Output

Name	Data Type	Units	Sample Time	Interp	Sync	Link to Plot
Logic.CalibrateSensors	boolean		0.1	zoh	union	Link
Logic.Mode	uint8		0.1	zoh	union	Link

Name	Data Type	Units	Sample Time	Interp	Sync
Logic.CalibrateSensors	boolean		0.1	zoh	union
Logic.Mode	uint8		0.1	zoh	union



[Back to Report Summary](#)[Back to Signal Summary](#)

10g

Test Result Information

Result Type: Test Case Result
Parent: [Req_10](#)
Start Time: 24-Apr-2024 09:19:35

End Time: 24-Apr-2024 09:19:41
Outcome: Passed

Test Case Information

Name: 10g
Type: Simulation Test

Test Case Requirements

Description: 51 Enter Crash
Document: HLR_ModeLogic.slreqx

Verify Result

Name	
✓	Test Sequence/Roll_Crash_EqualToThreshold:verify(Logic.Mode == uint8(5))
✓	Test Sequence/Roll_Crash_Detected:verify(Logic.Mode == uint8(5))
✓	Test Sequence/Verify:verify(Logic.Mode == uint8(9))

Simulation

System Under Test Information

Model: ModeLogic
Harness: HLR_10g
Harness Owner: ModeLogic
Release: Current
Simulation Mode: normal
Override SIL or PIL Mode: 0
Configuration Set: mdlCheck_config_allPass_codeGen
Start Time: 0
Stop Time: 0.70000000000000007
Checksum: 112579732 1436034820 836592390 1334669482
Simulink Version: 24.1
Model Version: 9.0
Model Author: dlheureu
Date: Wed Apr 24 09:16:59 2024
User ID: dlheureu

Model Path:

Machine Name:

Solver Name:

Solver Type:

Fixed Step Size:

Simulation Start Time:

Simulation Stop Time:



Platform:

C:\HardDriveFiles\GitRepos\QuadcopterCollection\source\demos\software\codeGen\DO_03_Design\ModeLogic\test_cases\HLR\HLR_10g.slx
MATHWORKS-XOCW2
FixedStepDiscrete
Fixed-Step
0.100000000000000001
2024-04-24 09:19:35
2024-04-24 09:19:40
PCWIN64

Simulation Output

Name	Data Type	Units	Sample Time	Interp	Sync	Link to Plot
Logic.CalibrateSensors	boolean		0.1	zoh	union	Link
Logic.Mode	uint8		0.1	zoh	union	Link

Name	Data Type	Units	Sample Time	Interp	Sync
Logic.CalibrateSensors	boolean		0.1	zoh	union
Logic.Mode	uint8		0.1	zoh	union



[Back to Report Summary](#)[Back to Signal Summary](#)

10g2

Test Result Information

Result Type:	Test Case Result
Parent:	Req_10
Start Time:	24-Apr-2024 09:19:42

End Time: 24-Apr-2024 09:19:48
Outcome: Passed

Test Case Information

Name: 10g2
Type: Simulation Test

Test Case Requirements

Description: 51 Enter Crash
Document: HLR_ModeLogic.slreqx

Verify Result

Name	
✓	Test Sequence/Roll_Crash_EqualToThreshold:verify(Logic.Mode == uint8(7))
✓	Test Sequence/Roll_Crash_Detected:verify(Logic.Mode == uint8(7))
✓	Test Sequence/Verify:verify(Logic.Mode == uint8(9))

Simulation

System Under Test Information

Model: ModeLogic
Harness: HLR_10g2
Harness Owner: ModeLogic
Release: Current
Simulation Mode: normal
Override SIL or PIL Mode: 0
Configuration Set: mdlCheck_config_allPass_codeGen
Start Time: 0
Stop Time: 0.80000000000000004
Checksum: 3269937439 1556397456 3678308886 3433663437
Simulink Version: 24.1
Model Version: 9.0
Model Author: dlheureu
Date: Wed Apr 24 09:17:01 2024
User ID: dlheureu

Model Path:

Machine Name:

Solver Name:

Solver Type:

Fixed Step Size:

Simulation Start Time:

Simulation Stop Time:



Platform:

C:\HardDriveFiles\GitRepos\QuadcopterCollection\source\demos\software\codeGen\DO_03_Design\ModeLogic\test_cases\HLR\HLR_10g2.slx
MATHWORKS-XOCW2
FixedStepDiscrete
Fixed-Step
0.100000000000000001
2024-04-24 09:19:42
2024-04-24 09:19:48
PCWIN64

Simulation Output

Name	Data Type	Units	Sample Time	Interp	Sync	Link to Plot
Logic.CalibrateSensors	boolean		0.1	zoh	union	Link
Logic.Mode	uint8		0.1	zoh	union	Link

Name	Data Type	Units	Sample Time	Interp	Sync
Logic.CalibrateSensors	boolean		0.1	zoh	union
Logic.Mode	uint8		0.1	zoh	union



[Back to Report Summary](#)[Back to Signal Summary](#)

10h

Test Result Information

Result Type:	Test Case Result
Parent:	Req_10
Start Time:	24-Apr-2024 09:19:49

End Time: 24-Apr-2024 09:19:56
Outcome: Passed

Test Case Information

Name: 10h
Type: Simulation Test

Test Case Requirements

Description: 51 Enter Crash
Document: HLR_ModeLogic.slreqx

Verify Result

Name	
✓	Test Sequence/Roll_Crash_EqualToThreshold:verify(Logic.Mode == uint8(6))
✓	Test Sequence/Roll_Crash_Detected:verify(Logic.Mode == uint8(6))
✓	Test Sequence/Verify:verify(Logic.Mode == uint8(9))

Simulation

System Under Test Information

Model: ModeLogic
Harness: HLR_10h
Harness Owner: ModeLogic
Release: Current
Simulation Mode: normal
Override SIL or PIL Mode: 0
Configuration Set: mdlCheck_config_allPass_codeGen
Start Time: 0
Stop Time: 0.80000000000000004
Checksum: 338554653 1566461434 3790673023 1518004156
Simulink Version: 24.1
Model Version: 9.0
Model Author: dlheureu
Date: Wed Apr 24 09:17:03 2024
User ID: dlheureu

Model Path:

Machine Name:

Solver Name:

Solver Type:

Fixed Step Size:

Simulation Start Time:

Simulation Stop Time:



Platform:

C:\HardDriveFiles\GitRepos\QuadcopterCollection\source\demos\software\codeGen\DO_03_Design\ModeLogic\test_cases\HLR\HLR_10h.slx
MATHWORKS-XOCW2
FixedStepDiscrete
Fixed-Step
0.100000000000000001
2024-04-24 09:19:49
2024-04-24 09:19:55
PCWIN64

Simulation Output

Name	Data Type	Units	Sample Time	Interp	Sync	Link to Plot
Logic.CalibrateSensors	boolean		0.1	zoh	union	Link
Logic.Mode	uint8		0.1	zoh	union	Link

Name	Data Type	Units	Sample Time	Interp	Sync
Logic.CalibrateSensors	boolean		0.1	zoh	union
Logic.Mode	uint8		0.1	zoh	union



[Back to Report Summary](#)[Back to Signal Summary](#)

10i

Test Result Information

Result Type: Test Case Result
Parent: [Req_10](#)
Start Time: 24-Apr-2024 09:19:56

End Time: 24-Apr-2024 09:20:03
Outcome: Passed

Test Case Information

Name: 10i
Type: Simulation Test

Test Case Requirements

Description: 51 Enter Crash
Document: HLR_ModeLogic.slreqx

Verify Result

Name	
✓	Test Sequence/PRoll_Crash_EqualToThreshold:verify(Logic.Mode == uint8(8))
✓	Test Sequence/Roll_Crash_Detected:verify(Logic.Mode == uint8(8))
✓	Test Sequence/Verify:verify(Logic.Mode == uint8(9))

Simulation

System Under Test Information

Model: ModeLogic
Harness: HLR_10i
Harness Owner: ModeLogic
Release: Current
Simulation Mode: normal
Override SIL or PIL Mode: 0
Configuration Set: mdlCheck_config_allPass_codeGen
Start Time: 0
Stop Time: 0.90000000000000002
Checksum: 395407229 418720447 2749362820 2698408617
Simulink Version: 24.1
Model Version: 9.0
Model Author: dlheureu
Date: Wed Apr 24 09:17:05 2024
User ID: dlheureu

Model Path:

Machine Name:

Solver Name:

Solver Type:

Fixed Step Size:

Simulation Start Time:

Simulation Stop Time:



Platform:

C:\HardDriveFiles\GitRepos\QuadcopterCollection\source\demos\software\codeGen\DO_03_Design\ModeLogic\test_cases\HLR\HLR_10i.slx
MATHWORKS-XOCW2
FixedStepDiscrete
Fixed-Step
0.100000000000000001
2024-04-24 09:19:56
2024-04-24 09:20:01
PCWIN64

Simulation Output

Name	Data Type	Units	Sample Time	Interp	Sync	Link to Plot
Logic.CalibrateSensors	boolean		0.1	zoh	union	Link
Logic.Mode	uint8		0.1	zoh	union	Link

Name	Data Type	Units	Sample Time	Interp	Sync
Logic.CalibrateSensors	boolean		0.1	zoh	union
Logic.Mode	uint8		0.1	zoh	union



[Back to Report Summary](#)[Back to Signal Summary](#)