

VLSI FOR MACHINE LEARNING

PEDRO JULIAN, DIEGO GIGENA, NICOLÁS RODRÍGUEZ

CAE 2023, Córdoba



Basic Elements

Area and Power

Quantization

Advanced Elements


Architectures




CMOS LOGIC




- Complementary Metal-Oxide Semiconductor
- MOS transistors used as switches
- Logic gates composed from:
 - ≡ pMOS pull-up
 - ≡ nMOS pull-down







CMOS INVERTER





Cross section





Top view


contact

polysilicon

n-well


p+ p+ p+ p+ n+


CMOS INVERTER






Cross section






Top view




CMOS NAND/NOR



NAND Gate





NOR Gate




CMOS AND/OR










CMOS XOR/XNOR








CMOS XOR/XNOR









CMOS D-LATCH








CMOS D-FLIP-FLOP







D-Latch Block (\overline{CLK})

1BIT MULTIPLEXER



$$Y = A\overline{S} + BS$$







1-BIT ADDERS



Half Adder



Full Adder



SUMMARY BASIC ELEMENTS



■ Number of transistors:


- **≡** INV: 2
- ≡ AND/OR: 6
- ≤ XOR/XNOR: 12
- □ D-Latch: 12
- ≡ D-Flip-Flop: 20+
- **MUX: 20**
- **≡** HA: 18
- ≡ FA: 42



AREA



$$Area = \sum Area_{cell} = \sum Pitch * Width_{cell}$$



AREA: EXAMPLE



Compute area of Full Adder:


 \equiv XOR width: 2 μm

 \equiv AND width: 1 μm

 \equiv OR width: $1 \mu m$

 \equiv Pitch: 2 μm

 $Area_{FA} = 2*Area_{XOR} + 2*Area_{AND} + Area_{OR}$ $Area_{FA} = 2\mu m * (2*2\mu m + 2*1\mu m + 1\mu m)$ $Area_{FA} = 14 \mu m^2$




LEAKAGE POWER



- ≡ Continuous power consumption
- Caused by:
 - ≡ Reverse bias current in parasitic diodes

 - ≡ Gate oxide tunneling (thin gate oxide)




DYNAMIC POWER



- Power consumption during voltage transitions
- Depends on:


 - □ Device threshold
 - Temperature
 - \equiv Switching activity $(\alpha_{0\rightarrow 1} \ or \ \alpha_{1\rightarrow 0})$
 - Node transitions per clock

$$Power_{dyn} = \frac{1}{2} \times \alpha \times C_L \times V_{DD}^2 \times f$$



 $V_{in} = 0$

Load charge



 $V_{in} = V_{DD}$

Load discharge

POWER CONSUMPTION



≡ Simplest way of estimating dynamic power consumption:

$$Power = \sum Power_{cell} = \sum leak_{cell} + \left(f_{CLK} \times \sum avg_dyn_power_{cell} \times \alpha_{cell} \right)$$

POWER: EXAMPLE



Compute Full Adder's power consumption:

 \equiv Typical Dynamic Power [$\mu W/MHz$]:

≡ XOR: 0.0040

≡ AND: 0.0022

■ OR: 0.0025

 \equiv Leakage Power [μW]:

≡ XOR: 0.000016


≡ AND: 0.000014

≡ OR: 0.000013

Switching Activity:

≡ All gates have one transition every CLK

 $\equiv \alpha_{cell} = 1$



$$Power_{FA} = 2 * (100 * 0.004 * 1 + 0.000016) + 2 * (100 * 0.0022 * 1 + 0.000014) + (100 * 0.0025 * 1 + 0.000013)$$


 $Power_{FA} = 1.490073 \ \mu W$



WHY QUANTIZATION



- Neural Networks run in CPU or GPU in general with FP operations
- Quantization: mapping FP values into INT domain




Silicon Austria Labs GmbH 24


FLOATING VS FIXED POINT



Floating Point 32b



$$Range_{fp32} = \begin{cases} [-3.40282347 \times 10^{38}, -1.17549435 \times 10^{-38}] \\ [0] \\ [1.17549435 \times 10^{-38}, 3.40282347 \times 10^{38}] \end{cases}$$




$$Range_{int8} = [-128, 127]$$

$$\left[\frac{-128}{Scale}, \frac{127}{Scale}\right]$$




Uniformity: Uniform vs Non-Uniform






Uniformity: Uniform vs Non-Uniform

Symmetry: Symmetric vs Asymmetric (both Uniform)





 $Range = [\alpha, \beta]$

$$Int() = \begin{cases} Round \\ Trunc \\ Floor \end{cases} + clip$$

Symmetric

$$x_{int} = Int(S \times x_{fp})$$
$$S = \frac{2^{b-1}}{max(|\alpha|, |\beta|)}$$


$$x_{int} = Int(S \times x_{fp}) - Z$$
$$S = \frac{2^{b-1}}{\beta - \alpha}$$



Uniformity: Uniform vs Non-Uniform

Symmetry: Symmetric vs Asymmetric (both Uniform)

Granularity: Tensorwise vs Channelwise



Silicon Austria Labs GmbH 28



- Uniformity: Uniform vs Non-Uniform
- Symmetry: Symmetric vs Asymmetric (both Uniform)
- Granularity: Tensorwise vs Channelwise
- Range Computation:
 - Dynamic (during runtime)

QUANTIZED NEURON



Example:

- Uniform
 □
- ≡ Symmetric
- Tensorwise

$$y_{fp} = b_{fp} + \sum x_{fp} \times w_{fp}$$

$$\frac{y_{int}}{S_y} = \frac{b_{int}}{S_b} + \sum \frac{x_{int}}{S_x} \times \frac{w_{int}}{S_w}$$

$$S_y = S_b = S_x \times S_w$$

$$y_{int} = b_{int} + \sum x_{int} \times w_{int}$$

$$y_{fp} = \frac{y_{int}}{S_y}$$

$$x_{int}^{l+1} = y_{int}^l \frac{S_x^{l+1}}{S_y^l}$$




N-BIT ADDER




 \equiv Inputs: A and B, N bits each

 \equiv Output: S, (N + 1) bits



N-BIT MULTIPLIER






MAC




Multiply and Accumulate operation



RELU OPERATOR



- Most Significant Bit (MSB) tells sign
 - ≡ Sign-magnitude



COMPARATORS




 \blacksquare Equality (A = B)



 $\equiv A > B$

 $\equiv A < B$



COMPARATORS



$$\blacksquare$$
 Equality $(A = B)$

$$\equiv A > B$$

$$\equiv A < B$$

$$(A = B) = (A_N \oplus B_N) \cdots (A_1 \oplus B_1)(A_0 \oplus B_0)$$

$$x_i = (A_i = B_i)$$


$$(A > B) = A_N \overline{B_N} + \dots + (x_N \cdots x_2 A_1 \overline{B_1}) + (x_N \cdots x_2 x_1 A_0 \overline{B_0})$$

$$(A < B) = \overline{A_N} B_N + \dots + (x_N \cdots x_2 \overline{A_1} B_1) + (x_N \cdots x_2 x_1 \overline{A_0} B_0)$$

$$(A < B) = \overline{A_N}B_N + \dots + (x_N \cdots x_2\overline{A_1}B_1) + (x_N \cdots x_2x_1\overline{A_0}B_0)$$

MAXPOOL OPERATOR








PARALLEL COMPUTING




- Two main paradigms

Temporal Architecture (SIMD/SIMT)



Spatial Architecture (Dataflow Processing)




ACCELERATOR BLOCKS



- Accelerator Main Blocks:

 - **≡** SRAM

 - Data
 - ≡ DMAs
 - ■ NoC
 - ≡ Buffer PE
 - ≡ PE PE



DATAFLOWS




- Exploit data reuse
- Dataflow styles:

 - ≡ Output stationary


Conv Loop

 $\begin{array}{c} \text{for } nn \text{ in } Out_H \text{:} \\ \text{for } mm \text{ in } Out_W \text{:} \\ \text{for } ll \text{ in } Out_{Ch} \text{:} \\ \text{for } kk \text{ in } In_{Ch} \text{:} \\ \text{for } jj \text{ in } Ker_W \text{:} \\ \text{for } ii \text{ in } Ker_W \text{:} \\ \text{sum}(W \times In) \end{array}$




ACCELERATOR CHIPS





	DigineuronV1 (measured)	DigineuronV2 (simulated)
Technology	65 nm	65 nm
Power Supply	1.2 V	1.2 V
Clock freq.	100 MHz	100 MHz
Power active	2.37 mW	2.29 mW
TOPS/W	0.58	1.17



DigineuronV2

DigineuronV1



