>>> Zagazig University

# Hardware Design Project

No	Name	Academic Number	Email
1	Matilda Ashraf Malak Mikhael	20812021201241	matkda.ashrafmalak@gmail.com
2	Mariam Osman Hussein Attia	20812021201200	mariamosman281@gmail.com
3	Mariam Farouk Slama Adly	20812021201289	mariamfareed804@gmail.com
4	Norhan Mohamed Elsayed	20812021200520	norhan2312003@gmail.com
5	Hager Mohamed Ali Abdullah	20812021200197	hm7125065@gmail.com

#### **Under Supervision**

Dr.Howida Abd AlLatif Eng.Alaa Eng.Ferial



**Computer and Systems Engineering** 

## **Table of Contents**

- >> 1. Introduction
  - 1.1 The Assignment Aim
- )) 2. The Problem Solution
  - 2.1 Inputs and Outputs
- ) 3. Implementations
  - 3.1 Give the Schematic diagram using Active HDL
  - 3.2 Simulate results
- ) 4. References

## Introduction

## The Assignment Aim

- The primary goal of this project is to design, implement, and evaluate a Single Cycle MIPS Processor using VHDL. This project aims to provide hands-on experience in processor architecture and digital system design using VHDL.
- This objective involves a detailed study of the MIPS instruction set architecture (ISA). The ISA specifies the data types, registers, instruction formats, addressing modes, and native operations like arithmetic, bit manipulation, and memory access. A thorough understanding of these elements is essential for designing the processor.
- This objective focuses on creating the data path and control units of the processor. The data path includes components such as the ALU (Arithmetic Logic Unit), registers, and buses, while the control unit manages the flow of data within the CPU. The design should be efficient and optimized for the MIPS instruction set.
- This step involves converting the processor design into VHDL code. VHDL is a hardware description language used for electronic design automation to describe digital and mixed-signal systems. The implementation should be modular, with distinct VHDL files for different processor components. This modular approach will simplify understanding, testing, and debugging the code.

## A single-cycle MIPS processor

## **Components of our project**

√pc.vhd

The program counter for pointing to the next instruction.

## √ instruction\_memory.vhd

The block of memory that reads the instructions from a file and saves it into a 128 byte block of memory.

## √ control.vhd

Sets all the flags coming out of the controller appropriately given the 6-bit opcode

## √ registers.vhd

The block of 32 32-bit registers.

## √sign\_extend.vhd

Turns the 16-bit immediate to a 32-bit one by appending zeros.

## √ shifter.vhd

For all your bit shifting needs.

## √ alu\_control.vhd

Given the 6-bit opcode and the 6-bit function, this chooses the operation the ALU should perform.

## √alu.vhd

The ALU that performs either addition, subtraction, and-ing, or-ing, or set-on-less-than operations given the output of the ALU control.

## √mux.vhd

Simple multiplexer implementation. Can only choose from 2 different inputs for now since 2 are all that's required.

## √adder.vhd

The only reason why I made this is because the picture had an adder component in it. If the picture had a dragon on it, I would print out an ascii dragon to the wave view.

## √memory. Vhd

Sample text

## √main.vhd

The main script that is run. This is what should be selected as the design unit when simulating.

#### **The Problem Solution**

# ) Inputs and Outputs pc

#### **Inputs**

- CK
- address\_to\_load (31:0)

#### **Outputs**

current\_address (31:0)

```
library IEEE;
use IEEE.std logic 1164.all;
use IEEE.STD LOGIC UNSIGNED.ALL;
entity pc is
  port (
      ck: in std logic;
      address to load: in std logic vector(31 downto 0);
      current address: out std logic vector (31 downto 0)
end pc;
architecture beh of pc is
   begin
   process(ck)
      begin
      current address <= address;
      if ck='0' and ck'event then
         address <= address to load;
      end if;
   end process;
end beh;
```

## instruction\_memory

#### **Inputs**

read\_address (31:0)

#### **Outputs**

- instruction (31:0)
- last\_inst\_address (31:0)

```
entity instruction_memory is
             read_address: in STD_LOGIC_VECTOR (31 downto 0);
instruction, last_instr_address: out STD_LOGIC_VECTOR (31 downto 0)
architecture behavioral of instruction_memory is
       type mem_array is array(0 to 31) of STD_LOGIC_VECTOR (31 downto 0);
signal data_mem: mem_array := (
              "00000000000000000000000000000", -- initialize data memory "0000000000000000000000000", -- mem 1
             The fife pointer: text;
variable line content: string(1 to 32);
variable line_num: line;
variable i: integer := 0;
variable j: integer := 0;
variable char: character:='0';
             begin
file open(file pointer, "instructions.txt", READ_MODE);
while not endfile(file_pointer) loop
  readline(file_pointer,line_num); -- Read a line from the file
  READ(line_num,line_content); -- Turn the string into a line (looks wierd right? Than
  for j in l to 32 loop
        char := line_content(j);
        interpret = line_content(j);
                         if(char = '0
                                data_mem(i)(32-j) <= '0';
                         data_mem(i)(32-j) <= '1';
end if;</pre>
             end loop;
i := i + 1;
end loop;
                   last_instr_address <= std_logic_vector(to_unsigned((i-1)*4, last_instr_address'lengt</pre>
                    file_close(file_pointer);
       instruction <= data_mem(to_integer(unsigned(read_address(31 downto 2))));</pre>
```

## control

#### **Inputs**

opcode

```
library IEEE. use IEEE.std_logic_li64.all;
use IEEE.std_logic_logic_li64.all;
use IEEE.std_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_logic_lo
```

library IEEE;

# register

#### **Inputs**

- ck
- reg\_write (4:0)
- read\_reg\_1 (31:0)
- read\_reg\_2 (31:0)
- write\_data (4:0)

#### **Outputs**

- read\_data\_1 (31:0)
- read\_data\_2 (31:0)

#### **Outputs**

- alu\_op(1:0)
- alu\_src
- branch
  - jump
  - mem\_read
  - mem\_to\_reg
  - reg\_dest
  - reg\_write

```
use IEEE.std_logic_ll64.all;
use IEEE.numeric_std.all;
entity registers is
     port (
    ck: in std_logic;
           reg write: in std_logic;
read_reg_1, read_reg_2, write_reg: in std_logic_vector(4 downto 0);
write_data: in std_logic_vector(31 downto 0);
           read_data_1, read_data_2: out std_logic_vector(31 downto 0)
end registers;
architecture beh of registers is
      -- 128 byte register memory (32 rows * 4 bytes/row)
type mem_array is array(0 to 31) of STD_LOGIC_VECTOR (31 downto 0);
signal reg_mem: mem_array := (
      read_data_1 <= reg_mem(to_integer(unsigned(read_reg_1)));</pre>
      read_data_2 <= reg_mem(to_integer(unsigned(read_reg_2)));</pre>
           if ck='0' and ck'event and reg_write='l' then
                 -- write to reg. mem. when the reg write flag is set and on a falling reg_mem(to_integer(unsigned(write_reg))) <= write_data;
end beh:
```

## sign\_extend

#### **Inputs**

#### **Outputs**

```
• X
(15:0)

library IEEE;
use IEEE.std_logic_l164.all;
use IEEE.numeric_std_all;
```

```
use IEEE.std_logic_l164.all;
use IEEE.numeric_std.all;
entity sign_extend is
   port (
        x: in std_logic_vector(15 downto 0);
        y: out std_logic_vector(31 downto 0)
   );
end sign_extend;
architecture beh of sign_extend is
   begin
   y <= std_logic_vector(resize(signed(x), y'length));
end beh;</pre>
```

## shifter

#### **Inputs**

#### **Outputs**



y

(n1-1:0)

library IEEE; use IEEE.std\_logic\_l164.all; use IEEE.numeric\_std.all; (n2-1:0)

## alu\_control

#### **Inputs**

- alu\_op (1:0)
- funct (5:0)

#### **Outputs**

alu\_control\_fuct (3:0)

```
use IEEE.std logic 1164.all;
use IEEE.numeric std.all;
entity alu_control is
   port (
        funct: in std logic vector(5 downto 0);
        alu_op: in std_logic_vector(1 downto 0);
        alu_control_fuct: out std_logic_vector(3 downto 0)
end alu control;
architecture beh of alu control is
    signal and_op: std_logic_vector(3 downto 0):= "00000";
    signal or_op: std_logic_vector(3 downto 0):= "0001";
   signal add: std_logic_vector(3 downto 0):= "0010";
   signal subtract_not_equal: std_logic_vector(3 downto 0):= "0011";
   signal subtract: std logic vector(3 downto 0):= "0110";
    signal set on less than: std logic vector(3 downto 0):= "0111";
    begin
    alu control fuct <= add when (alu op="00" or (alu op="10" and funct="100000")) else
                        subtract when (alu op="01" or (alu op="10" and funct="100010")) else
                        subtract_not_equal_when(alu_op="11") else
                        and_op when(alu_op="10" and funct="100100") else
                        or_op when (alu_op="10" and funct="100101") else
                        set_on_less_than when(alu_op="10" and funct="101010") else
                        "00000";
```

## alu

#### **Inputs**

- in\_1(31:0)
- in\_2(31:0)
- alu\_control\_fuct (3:0)

#### **Outputs**

- zero
- alu\_results (31:0)

```
library IEEE;
use IEEE.std logic 1164.all;
use IEEE.std_logic_arith.all;
use ieee.std_logic_unsigned.all;
entity alu is
   port (
       in 1, in 2: std logic vector (31 downto 0);
       alu_control_fuct: in std_logic_vector(3 downto 0);
       zero: out std logic;
       alu_result: out std_logic_vector(31 downto 0)
end alu;
architecture beh of alu is
   signal and op: std_logic_vector(3 downto 0):= "00000";
   signal or op: std logic vector(3 downto 0):= "0001";
   signal add: std_logic_vector(3 downto 0):= "0010";
   signal subtract not equal: std logic vector(3 downto 0):= "0011";
   signal subtract: std_logic_vector(3 downto 0):= "0110";
   signal set_on_less_than: std_logic_vector(3 downto 0):= "0111";
                 in_1 + in_2 when (alu_control_fuct=add) else
   alu_result <=
                  in_1 - in_2 when(alu_control_fuct=subtract or alu_control_fuct=subtract_not_equal) else
                  in_1 and in_2 when (alu_control_fuct=and_op) else
                  in_1 or in_2 when (alu_control_fuct=or_op) else
                  "00000000000000000000000000000" when (alu_control_fuct=set_on_less_than);
   zero <= 'l' when(in_1/=in_2 and alu_control_fuct=subtract_not_equal) else
           '0' when(in_l=in_2 and alu_control_fuct=subtract_not_equal) else
           'l' when(in l=in 2) else
           101:
end beh:
```

#### adder

#### **Inputs**

- x (31:0)
- y (31:0)

#### **Outputs**

• z (31:0)

```
library IEEE;
use IEEE.std_logic_ll64.all;
use IEEE.std_logic_arith.all;
use IEEE.STD_LOGIC_UNSIGNED.ALL;

entity adder is
    port (
        x,y: in std_logic_vector(31 downto 0);
        z: out std_logic_vector(31 downto 0)
    );
end entity;

architecture beh of adder is
    begin
    z <= x+y;
end beh;</pre>
```

#### mux

#### **Inputs**

- x (n-1:0)
- y (n-1:0)
- S

#### **Outputs**

• z (n-1:0)

```
library IEEE;
use IEEE.std_logic_l164.all;
use IEEE.numeric_std.all;

entity mux is
    generic (n: natural:= 1);
    port (
        x,y: in std_logic_vector(n-1 downto 0);
        s: in std_logic;
        z: out std_logic_vector(n-1 downto 0)
    );
end mux;

architecture beh of mux is
    begin
    z <= x when (s='0') else y;
end beh;</pre>
```

#### memory

#### **Inputs**

- address (31:0)
- write\_data (31:0)
- MemRead
- MemWrite
- ck


#### **Outputs**

read\_data (31:0)

```
library IEEE;
 use IEEE.std logic 1164.all;
 use IEEE.std_logic_arith.all;
 use ieee.std_logic_unsigned.all;
 entity memory is
     port (
          address, write data: in STD LOGIC VECTOR (31 downto 0);
         MemWrite, MemRead, ck: in STD LOGIC;
         read_data: out STD_LOGIC_VECTOR (31 downto 0)
     );
 end memory;
 architecture behavioral of memory is
 type mem_array is array(0 to 31) of STD_LOGIC_VECTOR (31 downto 0);
 signal data mem: mem array := (
     X"00000000", -- initialize data memory
     X"000000000", -- mem 1
     X"00000000",
     X"00000000",
     X"00000000",
     X"00000000",
     X"00000000",
     X"000000000",
     X"000000000",
     X"00000000",
     X"00000000", -- mem 10
     X"00000000",
     X"000000000",
     X"00000000",
     X"00000000",
     X"00000000",
     X"00000000",
     X"000000000",
     X"000000000",
     X"000000000",
     X"00000000",
     X"000000000", -- mem 20
     X"000000000",
     X"00000000",
     X"00000000",
     X"000000000",
     X"00000000",
     X"00000000",
     X"00000000",
     X"000000000",
     X"00000000",
     X"00000000", -- mem 30
     X"000000000");
 begin
 read_data <= data_mem(conv_integer(address(6 downto 2))) when MemRead = '1' else X"000000000";
 mem process: process(address, write data,ck)
 begin
     if ck = '0' and ck'event then
         if (MemWrite = '1') then
             data_mem(conv_integer(address(6 downto 2))) <= write_data;</pre>
         end if;
     end if;
 end process mem_process;
 end behavioral;
```


## Implementation

# Give the Schematic diagram using Active HDL









## References

1	https://www.youtube.com/watch?v=kTliAORIQvU		
2	https://www.youtube.com/watch?v=o38kMnM7hGg		
3	https://www.youtube.com/watch?v=J-e2sFPRI7c		
4	https://www.youtube.com/watch? v=3tK_qdOb434&list=PLW7Cvy3HywwwiTivCN8jm2yDn9N5Eyxza&index=31		
5	https://www.youtube.com/watch?v=e-n8wja4nJA&list=PLW7Cvy3HywwwiTivCN8jm2yDn9N5Eyxza&index=32		
6	https://www.youtube.com/watch?v=LrdEmHoE5U8&list=PLW7Cvy3HywwwiTivCN8jm2yDn9N5Eyxza&index=35		
7	https://www.youtube.com/watch? v=FfWMtUybkql&list=PLW7Cvy3HywwwiTivCN8jm2yDn9N5Eyxza&index=37		

No	Name	Task
1	Matilda Ashraf Malak	ALU , alu control
2	Mariam Osman Hussein	Registers , Sign Extend
3	Mariam Farouk Slama	PC , instruction memory
4	Norhan Mohamed Elsayed	shifter , memory
5	Hager Mohamed Ali	control , adder , mux

we worked together on main

