EdgeGEMM — hardware architecture

4 × 4 instance shown · D = DATA_W (4 or 8) · W = ACC_W (32 default) · clock/reset distributed to all registers



Thick wires: data buses · dashed amber: selected control nets · triangles: register clock pins

Read address generation, bank selects and token masks follow the RTL; operand banks use register/distributed storage.