Operand buffering — write decode and banked read mux

One operand_buffer shown; the core instantiates one for A and one for B. All read logic below is repeated per lane.



In edgegemm_core, before operand_buffer:

load_ready = !busy OR (load_bank != active_bank); accepted write = load_valid & load_ready

Bank muxes are combinational; initialized bits reset to zero. Payload storage is register/distributed storage, not a synchronous SRAM macro.