

Production of large-area single-crystal wafers of cubic SiC for semiconductor devices

Shigehiro Nishino, J. Anthony Powell, and Herbert A. Will

Citation: Applied Physics Letters 42, 460 (1983); doi: 10.1063/1.93970

View online: http://dx.doi.org/10.1063/1.93970

View Table of Contents: http://scitation.aip.org/content/aip/journal/apl/42/5?ver=pdfcov

Published by the AIP Publishing

Articles you may be interested in

Smart-cut layer transfer of single-crystal SiC using spin-on-glass J. Vac. Sci. Technol. B **30**, 042001 (2012); 10.1116/1.4734006

Large-area, triple junction a-Si alloy production AIP Conf. Proc. **306**, 281 (1994); 10.1063/1.45756

Large-area mosaic diamond films approaching single-crystal quality

Appl. Phys. Lett. 58, 2485 (1991); 10.1063/1.104851

Chemical vapor deposition of single-crystal films of cubic SiC on patterned Si substrates

Appl. Phys. Lett. 55, 1522 (1989); 10.1063/1.102252

Improved techniques for growth of large-area single-crystal Si sheets over SiO2 using lateral epitaxy by seeded solidification

Appl. Phys. Lett. 39, 561 (1981); 10.1063/1.92794

Want to publish your paper in the #1 MOST CITED journal in applied physics?

With Applied Physics Letters, you can.



THERE'S POWER IN NUMBERS. Reach the world with AIP Publishing.



Production of large-area single-crystal wafers of cubic SiC for semiconductor devices

Shigehiro Nishino, a) J. Anthony Powell, and Herbert A. Will NASA Lewis Research Center, Cleveland, Ohio 44135

(Received 11 October 1982; accepted for publication 20 December 1982)

A reproducible process is described for growing a thick single-crystal layer of cubic SiC on a single-crystal Si wafer by chemical vapor deposition. A buffer layer, grown in situ, is used between the cubic SiC and the Si substrate to minimize the effect of lattice mismatch. Layers of up to $34 \mu m$ thick and several cm² in area have been grown. Wafers are obtained by chemically removing the Si substrates from the grown layers. Excellent electron channeling patterns produced by these wafers indicate very good crystal quality. Preliminary electrical measurements have yielded electron mobilities up to 380 cm²/Vs.

PACS numbers: 81.10.Bk

Recently there has been an increased effort to develop high-temperature electronic devices for advanced turbine engines, geothermal wells, and other applications.1 For many years, SiC has been a prime candidate for use as a hightemperature electronic material because of its large band gap, good carrier mobility, and excellent physical stability.² But its development has been hampered by the lack of a reproducible process for producing the single-crystal substrates necessary for device fabrication. This letter reports significant progress in the search for such a process. Basically, the approach consists of growing a single-crystal layer of cubic SiC on a single-crystal Si wafer by chemical vapor deposition (CVD). This has been tried many times previously,³⁻⁷ but the results have never been satisfactory, largely because of the 20% lattice mismatch between SiC and Si $(a_{\rm SiC} = 0.436 \text{ nm}, a_{\rm Si} = 0.543 \text{ nm}).$

The first author and his colleagues at Kyoto University recently achieved single-crystal growth up to $4 \mu m$ thick on Si wafers.8 In this work, an intermediate buffer layer was used between the cubic SiC and the Si wafer. The buffer layer was sputtered SiC. This approach was extended further^{9,10} by growing the buffer layer in situ in the CVD system. Layers up to 20 μ m thick were grown but the extent of singlecrystal growth was limited to a small area.

This letter describes recent work at the Lewis Research Center where the buffer layer approach has been improved such that the process is reproducible and yields single-crystal layers that are thicker, larger in area, and of higher quality than has been reported for any previous process.

The CVD system is of conventional design with special attention to system cleanliness and reproducibility of growth conditions. Deposition takes place at atmospheric pressure. The sources of silicon and carbon are SiH₄ (3% in H₂) and C₃H₈ (0.3% in H₂), respectively. Hydrogen, purified by passage through a palladium diffusion cell, is the carrier gas. Hydrogen chloride is used as an etching gas. Diborane (100 ppm in H_2) and phosphine (100 ppm in H_2) are included as doping gases. In order to minimize contamination and enhance reproducibility from run to run, the CVD system features pneumatically operated bellows-seal valves and electronic mass flow controllers for all six gases. All valves and flow controllers are operated remotely from a single control panel.

The reaction tube is a horizontal water-cooled quartz tube with an inside diameter of 50 mm. The Si substrate is placed on an rf-heated, rectangular, graphite susceptor that is 60 mm long by 30 mm wide by 10 mm thick. The susceptor is supported by a quartz boat tapered on the upstream end. This tapered shape provides for smooth flow over the susceptor. The temperature of the susceptor is measured with an automatic optical pyrometer. The pyrometer sights through a window in an end cap at the downstream end of the reaction tube and into a 35-mm-deep hole in the end of the susceptor. All substrate temperatures in this letter are actually susceptor temperatures that were measured in this manner and then corrected for items in the optical path. A temperature calibration check is the observation that a Si wafer (m.p. 1420 °C) on the susceptor begins to melt at a corrected temperature of 1425 °C. The pyrometer also provides a signal for a temperature control system that maintains the susceptor temperature constant to within 2 °C during a run.

A rotary vacuum pump with a molecular sieve trap is used to evacuate the reaction tube. During a run the effluents from the reaction tube are passed through a water scrubber before entering the hood ventilation system. Between runs all tubing and other flow components, starting with the regulator cross-purge assemblies, are continually purged. The purging gas is high-purity Ar that is passed through a commercial inert gas purifier.

Before being used with a Si substrate, each susceptor is first etched with HC1 and then coated with SiC. This etching/coating is done under the conditions described in steps (1) and (3) below. The Si substrates are prepared from commercially available polished (100) Si wafers, 76 mm in diameter by 0.375 mm thick. Rectangular substrates, 50×22 mm, are cut from these wafers and used with no further preparation.

The buffer layer method for growing a SiC layer on a Si substrate consists of three distinct steps. During each of the steps the H₂ carrier gas flow is maintained at 3 1/min and the desired process gases are added. The concentration of each

^{a)} National Research Council Resident Research Associate, on leave June 1, 1981, to August 31, 1982, from Kyoto University, Department of Electronics, Kyoto 606, Japan.

gas constituent is given as a mole % of the total flow of H_2 . The steps are as follows:

Step (1) *Etching*. In order to prepare the Si substrate surface for subsequent growth, it is etched by heating to 1200 °C in a mixture of 4.0 mole % HC1 and H_2 for 10 min. The HC1 flow is then shut off and the susceptor returned to near room temperature.

Step (2) Buffer layer growth. This step provides the buffer layer necessary to obtain good SiC crystal growth on the Si substrate. A flow of 0.03 mole % C_3H_8 in the H_2 is established with the susceptor at room temperature. The susceptor temperature is then raised to 1400 °C in less than a minute and held at this temperature for about a minute. Then the C_3H_8 flow and rf power are shut off and the susceptor allowed to cool to near room temperature.

Step (3) Crystal growth. The susceptor and Si wafer are again heated to 1400 °C. After waiting one minute for temperature equilibration, a concentration of 0.04 mole % silane and 0.02 mole % propane (Si/C ratio of 0.7) is established in the H_2 flow. Under these conditions, a cubic SiC single-crystal layer can be grown on the buffer layer. When the desired growth time has been achieved, the silane and propane flows are shut off, the reaction tube allowed to flush with H_2 , and then the susceptor temperature is returned to room temperature.

The buffer layer grown in the manner of step (2) was determined to be about 20 nm thick by ellipsometry. The exact nature and role of this layer are not fully understood at present. Silicon has been observed^{5,7} to be chemically converted to polycrystalline cubic SiC when heated to about 1200 °C in the presence of H_2 and a hydrocarbon. So, it is probable that the buffer layer is mostly polycrystalline cubic SiC.

The porosity of the graphite susceptors and the SiC coating on the susceptors play a role in the growth rate and the quality of the SiC layers grown on the Si substrates. With no SiC coating on the graphite, the grown layers tend to be rough and polycrystalline, especially around the edges of the Si substrate. The susceptor coating process usually lasted about two hours, but this was not sufficient to produce a gastight coating. In early growth runs, the graphite used to make the susceptors was noticeably more porous than the dense high-purity graphite of later runs. In all runs a similar coating process was used for the susceptor and similar conditions were used to grow the SiC layer on the Si substrate. However, the use of porous susceptors yielded layers about $28 \,\mu \text{m}$ thick in a 6-h run, while the use of denser susceptors yielded layers about 15 μ m thick for the same deposition time. The SiC coating on even the denser graphite susceptors did not appear to be uniform and certainly was not completely gas tight. The use of commercial SiC-coated susceptors would probably improve the crystal growth process even further.

The temperature in the reaction tube upstream of the susceptor was found to be an important factor in achieving high-quality single-crystal growth. If the hot susceptor heats the quartz boat sufficiently (to greater than 600 °C), deposition can occur on the boat. This apparently can change the composition of the gas sufficiently to adversely affect the




FIG. 1. 16- μ m-thick cubic SiC single-crystal wafer (broken into five pieces).

deposition achieved on the Si wafer. The result is various bands of obviously different kinds of growth (some nonstoichiometric) occurring on the Si substrate. Although some single-crystal growth takes place, the surface is generally rough. The greater the amount of deposition upstream of the susceptor, the greater is this effect.

When care was taken to avoid the detrimental conditions described above, the process consistently yielded high-quality single-crystal cubic SiC layers that are uniform over the whole substrate. Typical growth rates were about 2.5 μ m/h. The Si substrate can be removed by etching in an HF-HNO₃ solution, leaving a thin cubic SiC wafer. Thinner wafers tend to curl, but wafers thicker than about 15 μ m remain flat when removed from the substrate. An example is shown in Fig. 1 where the wafer has broken into several pieces. The wafers are transparent and yellow (the color of intrinsic cubic SiC). Since they are thin (up to 34 μ m so far), they are fragile and will crack if not handled carefully. The crystals nearly always break in rectangular pieces. This is to be expected since they are grown on (100) Si.

X-ray diffraction measurements and Laue photographs have verified that the crystals are cubic SiC single crystals with a (100) orientation. There was no indication that any of the other SiC polytypes were present. The Laue photographs




FIG. 2. Electron channeling pattern of a 20- μ m-thick cubic SiC single crystal.

have also shown that the $\langle 100 \rangle$ directions of the cubic SiC layer and the Si substrate are parallel.

Additional evidence of the high quality of the cubic SiC crystals obtained by the above process is shown in Fig. 2. This is an electron channeling pattern obtained for a 20- μ m-thick cubic SiC crystal that had been removed from the Si substrate. The good contrast and sharpness of the pattern indicate very good crystal quality. It was found that although excellent channeling patterns could be obtained from the top surface of the grown crystal, no discernible pattern could be obtained from the bottom surface. Probably, the polycrystalline buffer layer is included in the bottom surface.

Preliminary Hall measurements were made at room temperature on some undoped and boron-doped wafers using the van der Pauw technique. Since N_2 produces donor atoms in SiC, the undoped wafers were n type as expected. The boron-doped wafers were p type and probably heavily compensated. Four undoped samples, $28\,\mu\mathrm{m}$ thick and from the same run, yielded values of $0.29-0.41\,\Omega$ cm for resistivity, $250-380\,\mathrm{cm^2/V}$ for the electron mobility, and $3.9\times10^{16}-7.4\times10^{16}\,\mathrm{cm^{-3}}$ for the electron carrier concentration. Five boron-doped samples, $18\,\mu\mathrm{m}$ thick and from the same run, yielded values of $190-670\,\Omega$ cm for the resistivity, $15-21\,\mathrm{cm^2/V}$ for the hole mobility, and $5.6\times10^{14}-1.6\times10^{15}\,\mathrm{cm^{-3}}$ for the hole carrier concentration.

In summary, this letter has described improvements in the buffer layer method of growing cubic SiC on Si. The essential improvements are as follows. The CVD system was designed to be extremely clean and to provide for precise flow and temperature control. A procedure was used whereby the complete gas handling system is continually purged with high-purity Ar between growth runs. A Si/C ratio of less than 1 was used. And, finally, the quartz support for the graphite susceptor was designed to minimize premature deposition on the support upstream of the susceptor.

The authors thank the National Research Council for administering the Resident Research Associateship program that enabled the first author (Nishino) to participate in this research at the Lewis Research Center.

- ¹W. C. Nieberding and J. A. Powell, IEEE Trans. Ind. Electron. IE-29, 103 (1982) (Special Issue on High Temperature Electronics).
- ²Silicon Carbide—1973, edited by R. C. Marshall, J. W. Faust, Jr., and C. E. Ryan (University of South Carolina, Columbia, South Carolina, 1974).
 ³D. M. Jackson, Jr. and R. W. Howard, Trans. Met. Soc. AIME 233, 468 (1965).
- ⁴K. E. Bean and P. S. Gleim, J. Electrochem. Soc. 114, 1158 (1967).
- ⁵P. Rai-Choudhury and N. P. Formigoni, J. Electrochem. Soc. 116, 1440 (1969).
- ⁶K. A. Jacobson, J. Electrochem. Soc. 118, 1001 (1971).
- ⁷K. Kuroiwa and T. Sugano, J. Electrochem. Soc. 120, 138 (1973).
- ⁸S. Nishino, Y. Hazuki, H. Matsunami, and T. Tanaka, J. Electrochem. Soc. 127, 2674 (1980).
- ⁹H. Matsunami, S. Nishino, and H. Ono, IEEE Trans. Electron Devices ED-28, 1235 (1981).
- ¹⁰H. Ono, Master's thesis, Kyoto University, Kyoto, Japan 1981.
- ¹¹D. C. Joy, D. E. Newbury, and D. L. Davidson, J. Appl. Phys. 53, R81 (1982).
- ¹²L. J. van der Pauw, Philips, Res. Repts. 13, 1 (1958).