```
Problem
                                                                   else
Implement a shift register with load enable LD and
                                                                  temp(i) \le temp(n-1);
shift enable S both connected to switches. The input
                                                                  end if;
X is connected to the switches. The output Z is to the
                                                                end loop;
LEDs.
                                                               else null:
                                                             end if:
Entity shift_reg is
                                                            end if;
generic(n : natural);
                                                            end process;
Port ( X : in std_logic_vector(n-1 downto 0);
Z : out std_logic_vector(n-1 downto 0);
                                                            -- wire to out ports
CK, LD, S: in std logic);
                                                            z \le temp;
End shift_reg;
                                                            end beh;
The register shifts left by one bit position and the
leftmost bit wraps around to the rightmost bit.
                                                            -- Test the shift_reg with n = 4
Use two-buttons single-step to demonstrate the
                                                            -- Add single-step to demonstrate
correctness for 4-bit register.
                                                            -- correctness
Entity shift reg th is
Port ( X : in std logic vector(3 downto 0);
                                                            library ieee;
    Z : out std_logic_vector(3 downto 0);
                                                            use ieee.std_logic_1164.all;
CK, LD, S, btn0, btn1 : in std_logic);
End shift_reg_tb;
                                                            Entity shift_reg_tb is
library ieee;
                                                            Port ( X : in std_logic_vector(3 downto 0);
use ieee.std_logic_1164.all;
                                                                 Z : out std_logic_vector(3 downto 0);
                                                            CK, LD, S, btn0, btn1 : in std_logic);
Solution
                                                            End shift reg tb;
Entity shift_reg is
                                                            architecture struc of shift_reg_tb is
generic(n : natural);
Port ( X : in std_logic_vector(n-1 downto 0);
                                                            -- component declare
Z : out std_logic_vector(n-1 downto 0);
CK, LD, S: in std_logic);
                                                            component shift_reg
                                                            generic(n: natural);
End shift reg;
                                                            Port ( X : in std_logic_vector(n-1 downto 0);
architecture beh of shift_reg is
                                                            Z : out std_logic_vector(n-1 downto 0);
signal temp : std_logic_vector(n-1 downto 0);
                                                            CK, LD, S: in std_logic);
begin
                                                            End component;
-- architecture body
process(ck)
                                                            -- signal for single step
begin
if ck='1' and ck'event then
                                                            signal en: std_logic;
 if LD = '1' then
   temp \leq x;
                                                            begin
  elsif s = '1' then
    for i in n-1 downto 0 loop
                                                            U: shift_reg generic map(4) port
                                                            map(x => x, ck => en, s => s, ld => ld, z => z);
      if i > 0 then
      temp(i) \le temp(i-1);
```

```
-- single step, debounce (db)
                                                        set_property PACKAGE_PIN W17 [get_ports {X[3]}]
-- btn0 to enter and btn1 to reset
                                                                set property IOSTANDARD LVCMOS33
                                                        [get_ports {X[3]}]
process(ck)
type db_state is (not_rdy, rdy, pulse);
                                                        ## sw[14] and sw[15]
variable db ns: db state;
                                                        set_property PACKAGE_PIN T1 [get_ports S]
begin
                                                                set property IOSTANDARD LVCMOS33
                                                        [get_ports S]
if ck='1' and ck'event then
                                                        set_property PACKAGE_PIN R2 [get_ports LD]
 case db ns is
                                                                set_property IOSTANDARD LVCMOS33
 when not rdy => en <= '0';
                                                        [get_ports LD]
 if btn1 = '1' then db ns := rdy; end if;
 when rdy => en <= '0';
                                                        ## LEDs
 if btn0 = '1' then db ns := pulse; end if;
                                                        set_property PACKAGE_PIN U16 [get_ports {Z[0]}]
 when pulse => en <= '1';
 db_ns := not_rdy;
                                                                set_property IOSTANDARD LVCMOS33
 when others => null;
                                                        [get_ports {Z[0]}]
 end case:
                                                        set_property PACKAGE_PIN E19 [get_ports {Z[1]}]
end if;
                                                                set_property IOSTANDARD LVCMOS33
                                                        [get ports \{Z[1]\}]
end process;
                                                        set_property PACKAGE_PIN U19 [get_ports {Z[2]}]
end struc;
                                                                set property IOSTANDARD LVCMOS33
                                                        [get_ports {Z[2]}]
Design Constraint XDC file
                                                        set_property PACKAGE_PIN V19 [get_ports {Z[3]}]
## Clock signal
                                                                set_property IOSTANDARD LVCMOS33
                                                        [get_ports {Z[3]}]
set_property PACKAGE_PIN W5 [get_ports CK]
                                                        ##Buttons
       set property IOSTANDARD LVCMOS33
                                                        #set_property PACKAGE_PIN U18 [get_ports btnC]
[get_ports CK]
       #create_clock -add -name sys_clk_pin -period
                                                                #set_property IOSTANDARD LVCMOS33
10.00 -waveform {0 5} [get_ports clk]
                                                        [get_ports btnC]
                                                        #set_property PACKAGE_PIN T18 [get_ports btnU]
## Switches
# sw[0] - sw[3]
                                                                #set_property IOSTANDARD LVCMOS33
                                                        [get_ports btnU]
set_property PACKAGE_PIN V17 [get_ports {X[0]}]
                                                        set_property PACKAGE_PIN W19 [get_ports btn0]
       set_property IOSTANDARD LVCMOS33
                                                                set_property IOSTANDARD LVCMOS33
[get_ports {X[0]}]
                                                        [get_ports btn0]
set_property PACKAGE_PIN V16 [get_ports {X[1]}]
                                                        set_property PACKAGE_PIN T17 [get_ports btn1]
       set_property IOSTANDARD LVCMOS33
                                                                set_property IOSTANDARD LVCMOS33
[get_ports {X[1]}]
                                                        [get_ports btn1]
set_property PACKAGE_PIN W16 [get_ports {X[2]}]
                                                        #set_property PACKAGE_PIN U17 [get_ports btnD]
       set property IOSTANDARD LVCMOS33
                                                                #set_property IOSTANDARD LVCMOS33
[get_ports {X[2]}]
                                                        [get_ports btnD]
```