

Solutions to Digital System Projects Final Practice Problems

By Prawat Nagvajara

Problem 1

```
-- Problem 1. Design an up/down counter
-- using arith and unsigned package
library ieee;
use ieee.std logic 1164.all;
use ieee.std logic arith.all;
use ieee.std logic signed.all;
entity counter is
  generic ( N: natural := 4);
  port (ck, reset, up down: in std logic;
       z : out std logic vector (n-1 downto 0)
      );
end counter;
architecture beh of counter is
  signal temp: std logic vector(n-1 downto 0);
begin
process(ck)
begin
if ck='1' and ck'event then
  if reset = '1' then
    temp <= (others => '0');
    if up down = '0' then
     temp <= temp + 1;
      temp <= temp - 1;
    end if;
  end if:
end if;
end process;
z <= temp;
end beh;
```

/ck	1																
/reset	0																
/up_down	0																
/z	0010	0000	0001	0010	0011	0100	0011	0010	0001	0000	1111	1110	1101	1110	1111	0000	0001
/temp	0010	0000	0001	0010	0011	0100	0011	0010	0001	0000	1111	1110	1101	1110	1111	0000	0001

Fig. 1 Simulation Wave

Figure 1 shows simulation wave of the up/down counter where the contents of the counter turns over from "0000" to "1111" = -1 when it is counting down.




Fig. 2 Up Down Counter IP Schematic (4-bit)

```
-- Company: Drexel ECE
-- Engineer: Prawat
-- IP Catalog binary counter
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity updown count is
port ( CK, updown : IN STD LOGIC;
Q : OUT STD LOGIC VECTOR(3 DOWNTO 0));
end updown count;
architecture Behavioral of updown count is
COMPONENT c_counter_binary_0
  PORT (
   CLK : IN STD_LOGIC;
   UP : IN STD LOGIC;
   Q : OUT STD LOGIC VECTOR (3 DOWNTO 0)
  );
END COMPONENT;
begin
U : c counter binary 0
PORT MAP (CLK => CK, UP => UPdown, Q => Q);
end Behavioral;
```



Fig. 3 Up Down Counter Wave

Problem 3

Write a test bench for the factorial sequential circuit for n = 1, ..., 10

Factorial sequential calculator code

```
-- Factorial Sequential Calculator
-- After a reset each clock cycle n,
-- n = 1, 2, ... the output is n!
             -----
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use ieee.std_logic_arith.all;
use ieee.std logic unsigned.all;
entity fact is
generic (K: natural := 32); -- K number of bits
port(ck, reset: in std logic;
    LED: out std_logic_vector(K-1 downto 0));
end fact;
architecture Behavioral of fact is
signal temp: std_logic_vector(2*K - 1 downto 0);
signal n: std_logic_vector(K-1 downto 0);
begin
process(ck)
begin
if ck='1' and ck'event then
   if reset = '1' then
  -- initialize to vector "00..01"
 temp <= (0=>'1',others=>'0');
 n <= (0=>'1',others=>'0');
 else
  -- K by K product is 2K bits
 temp <= n * temp(K-1 downto 0);
 n \le n+1;
 end if;
end if;
end process;
led <= temp(K-1 downto 0); -- K-bit data</pre>
end Behavioral;
```

```
-- factorial circuit test bench
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use ieee.std_logic_arith.all;
use ieee.std logic unsigned.all;
entity fact tb is
end fact tb;
architecture Beh of fact_tb is
component fact
generic (K: natural := 32); -- K number of bits
port(ck, reset: in std logic;
     LED: out std logic vector(K-1 downto 0));
end component;
signal z: std_logic_vector(31 downto 0);
signal n, n_factorial: integer := 1;
signal ck: std_logic := '1';
type my_state is (init,run_test,done);
signal n s: my state := init;
signal reset: std_logic := '1';
begin
ck <= not ck after 5 ns;
dut: fact generic map (32)
          port map(ck, reset, z);
process(ck)
variable n, n factorial: integer := 0;
begin
if ck = '1' then
  case n s is
 when init => reset <= '1';
               n := 1;
         n factorial := 1;
         n s <= run test;
  when run_test => reset <= '0';
            n_factorial := n*N_factorial;
      n := n + 1;
  assert conv integer (unsigned (z)) = n factorial
         report "incorrect" severity ERROR;
            if n > 11 then
         n s <= done;
      end if;
  when done => assert FALSE
       report "test completed" severity FAILURE;
  end case:
end if;
end process;
end beh;
                                                                40320
                                                                     362880 3628800
                                                          5040
    run_test <mark>run test</mark>
                                                                            done
```

Fig. 4 Factorial Test Bench Wave

Problem 4

```
-- Problem 4 Design a combinational block to add
-- two N-digit decimal numbers x and y and
-- implement on FPGA for N = 2.
library ieee;
use ieee.std logic 1164.all;
use ieee.std logic arith.all;
use ieee.std logic unsigned.all;
entity decimal N digit add is
generic (N: natural := 3);
port ( x, y : in std logic vector(4*N - 1 downto 0);
           z: out std logic vector (4*N - 1 downto 0)
);
end decimal N digit add;
architecture beh of decimal N digit add is
begin
process(x,y)
variable carry: std logic;
variable temp, temp x, temp y: std logic vector(4 downto 0);
begin
-- reset carry
carry := '0';
for i in 0 to N-1 loop
 temp x := '0'&x(4*(i+1)-1 downto 4*i);
 temp y := '0' & y(4*(i+1)-1 downto 4*i);
 temp := temp x + temp y;
if carry = '1' then
 temp := temp + 1;
end if;
if temp > 9 then
 carry := '1';
 temp := temp + 6;
end if;
-- assign temp to output
z(4*(i+1)-1 \text{ downto } 4*i) <= temp(3 \text{ downto } 0);
end loop;
end process;
end beh;
```

/decimal_n_digit_add/x	710	693	583	710
/decimal_n_digit_add/y	098	297	682	098
/decimal_n_digit_add/z	808	990	265	808

Fig. 5 Decimal N-digit Adder

Problem 5

```
-- Problem 5 Design a signed accumulator similar to
-- the IP catalog core with generic parameters,
-- n-bit data and L clock-cycles latency.
-- Use a shift register with depth L-1 to buffer
-- the input data to emulate the latency.
library ieee;
use ieee.std logic 1164.all;
use ieee.std_logic_arith.all;
use ieee.std logic signed.all;
entity accumulator latency L is
generic( N: natural := 4;
        L: natural := 3);
port (ck, reset : in std logic;
      x : in std_logic_vector(n-1 downto 0);
       z : out std_logic_vector(2*n-1 downto 0)
      );
end accumulator latency L;
architecture beh of accumulator latency L is
type vector array is
array (natural range <>) of std logic vector(n-1 downto 0);
signal latency_temp: vector_array(0 to L-2);
signal zero vector, one vector: std logic vector(n-1 downto 0);
signal temp, temp x: std logic vector(2*n-1 downto 0);
begin
```

```
begin
-- process for sign extension n-bit to 2*n-bit
zero vector <= (others => '0');
one vector <= (others => '1');
process (latency_temp(L-2))
begin
    if signed(latency_temp(L-2)) < 0 then
      temp_x <= one_vector&latency_temp(L-2);</pre>
    else
      temp_x <= zero_vector&latency_temp(L-2);</pre>
  end if;
end process;
-- process for 2*n-bit accumulate
-- with L-1 stage shift register emulating latency
process (ck)
begin
if ck='1' and ck'event then
  if reset = '1' then
    for i in 0 to L-2 loop
      latency_temp(i) <= (others => '0');
    end loop;
    temp <= (others => '0');
  else
    temp <= temp + temp_x;
    latency_temp <= x&latency_temp(0 to L-3);</pre>
  end if;
end if;
end process;
z <= temp;
end beh;
                                                       -2
                                             11
                                                       11
                                                            17
/latency_temp
         {0} {0}
                        (7) {0} {-1} {7} {5} {-1} {-3} {5} {3} {-3} {6} {3} {7} {6} {-2} {7} {0} {-2} {0} {0}
              {0} {0}
                                             -3
                                   -1
                                             11
                                                       11
                                                            17
zero vector
```

Fig. 6 Accumulator Simulation Wave