Radix 10 Adder

By Prawat Nagvajara

Synopsis

This note covers a design of radix 10 adder using arithmetical operator '+' on vectors. The design suggests a straightforward generalization to include

```
generic (r : natural;
n: natural);
```

where r is the radix and n is the least whole number greater than or equal to the logarithm base 2 of r.

Code

The VHDL code below uses addition, greater than or equal and subtraction of vectors and numbers. The radix r is equal 10 and n = 4 in this design. The inputs x and y are extended to n+1. The design assigns the lower n-bit of the internal variable to the output ports.

```
-- radix 10 2-digit adder with
-- carry in and carry out
-- To generalize the design include
-- generic (r : natural;
           n : natural);
-- where r is the radix r and
-- n is the ceiling of log base 2 of {\tt r}
library ieee;
use ieee.std logic 1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;
entity radix 10 add is
port (
x, y : in std logic vector(3 downto 0);
c in: in std logic;
  z : out std logic vector(3 downto 0);
c out: out std logic
end radix_10_add;
```

```
architecture beh of radix 10 add is
 begin
process(x, y, c in)
variable temp_x, temp_y, temp_z :
std logic vector (4 downto 0);
begin
  temp x := '0'&x;
  temp y := '0'&y;
  temp z := unsigned(temp x) +
            unsigned(temp y);
  if c_in = '1' then
   temp z := unsigned(temp z) + 1;
  end if;
  if temp z >= 10 then
    temp z := unsigned(temp z) - 10;
    c out <= '1';
  else c out <= '0';
  end if:
  z \leftarrow temp z (3 downto 0);
end process;
end beh:
```

Simulation

Figure 1 show a simulation of the code (modelsim) where vector x, y and z are displayed as radix unsigned (right click on the signals select Radix and select unsigned).



Fig. 1 Simulation Wave