


Quiz 2



The device serially receives a string of bits at each clock rising edge. After a reset the device counts number of times a block of 2 or more consecutive ones had appeared.

Note: The generic parameter N allows representation of 0 to 2^N -1 counts. Your design must be able to incorporate this generic parameter. Hint: You can add one (increment) to std_logic_vector type.

Design and show the correctness by running simulation for N=4.

Architecture behav of syn device is

```
Signal Count: std_logic_vector(n-1 downto 0);
Type my_state is (s0, s1, s2, s3);
Signal n_s: my_state;
```

```
Begin
Z <= count; -- wire to output
Process(ck)
Variable temp : std_logic;
Begin
If ck='1' and ck'event then
           If reset = '1' then count <= (others => '0'); n_s <= s0; else
                 Case n_s is
                          When s0 = if x = i' then n_s <= s1; end if;
                          When s1 = if x = if x
                          When s2 = s0; end if;
                          -- with arith and unsigned package count <= count + 1;
                                            Temp := 1';
                                             For I in 0 to n-1 loop
                                                         Count(i) <= count(i) xor temp;
                                                           Temp := temp and count(i);
                                             End loop;
                          When s2 \Rightarrow if x = 0' then n_s \le s0; end if;
                     End case;
            End if;
End if;
End process;
```