

Synopsis

This note covers three design problems on register buffers: Parallel to Serial Buffer, Serial to Parallel Buffer and Double Buffer. Problem 3 shows an implementation on FPGA.

Problem 1 Parallel-in Serial-out Register




Fig. 1.1 Parallel-in Serial-out Shift Register

```
architecture Behavioral of p2s is
signal temp : std_logic_vector(n-1 downto 0);
z <= temp(0); -- wire output
process(ck)
subtype my int is integer range 0 to n-1;
variable count : my int;
begin
if ck='1' and ck'event then
 if reset = '1' then temp <= x; count := 0; else
    if count < n-1 then
   temp <= '0'&temp(n-1 downto 1);</pre>
   count := count + 1;
   else
   temp <= x; count := 0;
   end if;
  end if;
end if;
end process;
end Behavioral;
```




Fig. 1.2 Simulation Wave

Problem 2 Serial-in parallel-out register




Fig. 2.1 Serial-in Parallel-out Register

```
-- Company: Drexel ECE
-- Engineer: Prawat
-- serial-in parallel-out register
-- After reset the register loads a new bit
-- by right-shifting the content of temp1.
-- After n loads and temp2 <= temp1;
-- In this fashion, the circuit chunks bit
-- serial into a string of n-bit vectors.
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity s2p is
generic (n : natural := 2);
port (x, ck, reset : in std_logic;
     z: out std logic vector(n-1 downto 0)
);
end s2p;
```

```
architecture Behavioral of s2p is
signal temp1, temp2 :
       std logic vector(n-1 downto 0);
begin
z <= temp2; -- wire output
process(ck)
subtype my int is integer range 0 to n;
variable count : my int;
begin
if ck='1' and ck'event then
  if reset = '1' then
  temp1 <= (others => '0');
  temp2 <= (others => '0');
 count := 0; else
   if count < n then
    temp1 <= x&temp1(n-1 downto 1);</pre>
    count := count + 1;
    else
    -- shift and chunk to temp2
   temp1 <= x&temp1(n-1 downto 1);</pre>
   temp2 <= temp1;</pre>
    -- one already one shift
   count := 1;
   end if;
   end if;
 end if;
 end process;
end Behavioral;
```




Fig. 2.2 Simulation Wave

Problem 3 Double buffer




Fig. 3 Double Buffer

```
_____
-- Company: Drexel ECE
-- Engineer: Prawat
-- Double buffers: shift registers temp1, temp2
-- Two-state state machine. The states are
-- in temp1 out temp2, in temp2 out temp1
-- the state toggles as buffered register filled
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity double buffer is
generic(n : natural);
port (ck, reset : in std logic;
     x: in std logic;
     z: out std logic;
     z1: out std logic vector(n-1 downto 0);
     z2: out std logic vector(n-1 downto 0);
     t1, t2: out std logic);
end double buffer;
architecture Behavioral of double buffer is
signal temp1, temp2 : std logic vector(n-1 downto 0);
type my_state is (in_temp1_out_temp2, in_temp2_out_temp1);
signal n s: my state;
signal sel: std logic; -- output mux select
begin
-- debug signals to LEDs
_____
z1 <= temp1; z2 <= temp2; -- buffer contents
t1 <= sel; t2 <= not sel; -- present state
```

```
process(ck)
variable count : integer;
begin
if ck='1' and ck'event then
if reset = '1' then
 n s <= in temp1 out temp2;
 temp1 <= (others => '0');
 temp2 <= (others => '0');
 sel <= '0'; count := 0; else
 case n s is
   when in temp1 out temp2 =>
    temp1 <= x&temp1(n-1 downto 1);
    temp2 <= '0'&temp2(n-1 downto 1);
    if count = n-1 then
       n s <= in temp2 out temp1;
      sel <= '1'; -- mux temp1(0) to output
       count := 0;
     else
      sel <= '0'; -- mux temp2(0) to output
      count := count + 1;
     end if;
    when in temp2 out temp1 =>
     temp2 <= x&temp2(n-1 downto 1);
     temp1 <= '0'&temp1(n-1 downto 1);</pre>
    if count = n-1 then
      n s <= in temp1 out temp2;
       sel <= '0'; -- mux temp2(0) to output
       count := 0;
       sel <= '1'; -- mux temp1(0) to output
      count := count + 1;
    end if;
    when others => null;
  end case;
 end if;
end if;
end process;
```

```
-- output multiplexor
process(sel, temp1(0), temp2(0))
begin
if sel = '0' then z \ll temp2(0); else
z <= temp1(0);
end if;
end process;
end Behavioral;
-- test bench n = 4
_____
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity double buffer tb is
port (ck, btn0, btn1, reset : in std logic;
     x: in std logic;
     z: out std logic;
     z1: out std logic vector(3 downto 0);
     z2: out std logic vector(3 downto 0);
     t1, t2: out std logic);
end double buffer tb;
architecture struc of double buffer tb is
signal en: std logic;
component double buffer
generic(n : natural);
port (ck, reset : in std logic;
     x: in std logic;
     z: out std logic;
     z1: out std logic vector(n-1 downto 0);
     z2: out std logic vector(n-1 downto 0);
    t1, t2: out std logic);
end component;
begin
dut: double buffer generic map (4)
port map(en, reset, x, z, z1, z2, t1, t2);
```

```
-- single step, debounce (db)
-- btn0 to enter and btn1 to reset
process(ck)
type db_state is (not_rdy, rdy, pulse);
variable db ns: db state;
begin
if ck='1' and ck'event then
 case db ns is
  when not_rdy => en <= '0';
  if btn1 = '1' then db_ns := rdy; end if;
  when rdy => en <= '0';
  if btn0 = '1' then db_ns := pulse; end if;
  when pulse => en <= '1';
 db ns := not rdy;
  when others => null;
 end case;
end if;
end process;
end struc;
```